 | 2012 |
|---|
| 5 |       | Po-Wei Lee,
Hsu-Chieh Lee,
Yuan-Kai Ho,
Yao-Wen Chang,
Chen-Feng Chang,
I-Jye Lin,
Chin-Fang Shen:
Obstacle-avoiding free-assignment routing for flip-chip designs.
DAC 2012: 1088-1093 |
| 2007 |
|---|
| 4 | | I-Jye Lin,
Yao-Wen Chang:
An efficient algorithm for statistical circuit optimization using Lagrangian relaxation.
ICCAD 2007: 119-124 |
| 3 | | I-Jye Lin,
Tsui-Yee Ling,
Yao-Wen Chang:
Statistical circuit optimization considering device andinterconnect process variations.
SLIP 2007: 47-54 |
| 2 | | Jia-Wei Fang,
I-Jye Lin,
Yao-Wen Chang,
Jyh-Herng Wang:
A Network-Flow-Based RDL Routing Algorithmz for Flip-Chip Design.
IEEE Trans. on CAD of Integrated Circuits and Systems 26(8): 1417-1429 (2007) |
| 2005 |
|---|
| 1 |  | Jia-Wei Fang,
I-Jye Lin,
Ping-Hung Yuh,
Yao-Wen Chang,
Jyh-Herng Wang:
A routing algorithm for flip-chip design.
ICCAD 2005: 753-758 |
Data released under the ODC-BY 1.0 license — See also our legal information page