![]() | ![]() |
| 2008 | ||
|---|---|---|
| 1 | Li Zhang, Shuangfei Li, Zan Yin, Wenyuan Zhao: A Research on an ASIP Processing Element Architecture Suitable for FPGA Implementation. CSSE (3) 2008: 441-445 | |
| 1 | Zan Yin | [1] |
| 2 | Li Zhang | [1] |
| 3 | Wenyuan Zhao | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page