![]() | ![]() |
| 2008 | ||
|---|---|---|
| 1 | Tso-Bing Juang, Sheng-Hung Chen, Shin-Mao Li: A novel VLSI iterative divider architecture for fast quotient generation. ISCAS 2008: 3358-3361 | |
| 1 | Sheng-Hung Chen | [1] |
| 2 | Tso-Bing Juang | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page