Kil-Whan Lee

	2007
8		Gi-Ho Park, Kil-Whan Lee, Tack-Don Han, Shin-Dug Kim: Cooperative Cache System: A Low Power Cache System for Embedded Processors. IEICE Transactions 90-C(4): 708-717 (2007)
7		Woo-Chan Park, Cheong-Ghil Kim, Duk-Ki Yoon, Kil-Whan Lee, Il-San Kim, Tack-Don Han: A consistency-free memory architecture for sort-last parallel rendering processors. Journal of Systems Architecture 53(5-6): 272-284 (2007)
	2006
6		Woo-Chan Park, Duk-Ki Yoon, Kil-Whan Lee, Il-San Kim, Kyung-Su Kim, Won-Jong Lee, Tack-Don Han, Sung-Bong Yang: A Processor Architecture with Effective Memory System for Sort-Last Parallel Rendering. ARCS 2006: 160-175
	2005
5		Kil-Whan Lee, Woo-Chan Park, Il-San Kim, Tack-Don Han: A pixel cache architecture with selective placement scheme based on z-test result. Microprocessors and Microsystems 29(1): 41-46 (2005)
	2003
4		Woo-Chan Park, Kil-Whan Lee, Il-San Kim, Tack-Don Han, Sung-Bong Yang: An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors. IEEE Trans. Computers 52(11): 1501-1508 (2003)
	2002
3		Woo-Chan Park, Kil-Whan Lee, Il-San Kim, Tack-Don Han, Sung-Bong Yang: A Mid-Texturing Pixel Rasterization Pipeline Architecture for 3D Rendering Processors. ASAP 2002: 173-
	2000
2		Gi-Ho Park, Kil-Whan Lee, Jae-Hyuk Lee, Tack-Don Han, Shin-Dug Kim: A Power Efficient Cache Structure for Embedded Processors Based on the Dual Cache Structure. LCTES 2000: 162-177
1		Gi-Ho Park, Kil-Whan Lee, Tack-Don Han, Shin-Dug Kim: A Dual Data Cache System to Reflect the Principle of Locality Effectively. PDPTA 2000

Coauthor Index

1	Tack-Don Han	[1] [2] [3] [4] [5] [6] [7] [8]
2	Cheong-Ghil Kim	[7]
3	Il-San Kim	[3] [4] [5] [6] [7]
4	Kyung-Su Kim	[6]
5	Shin-Dug Kim	[1] [2] [8]
6	Jae-Hyuk Lee	[2]
7	Won-Jong Lee	[6]
8	Gi-Ho Park	[1] [2] [8]
9	Woo-Chan Park	[3] [4] [5] [6] [7]
10	Sung-Bong Yang	[3] [4] [6]
11	Duk-Ki Yoon	[6] [7]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page