![]() | ![]() |
| 2006 | ||
|---|---|---|
| 1 | Ching-Yuan Yang, Yu Lee, Cheng-Hsing Lee: A CMOS Clock and Data Recovery Circuit with a Half-Rate Three-State Phase Detector. IEICE Transactions 89-C(6): 746-752 (2006) | |
| 1 | Yu Lee | [1] |
| 2 | Ching-Yuan Yang | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page