Éric Larouche

	2005
2		Stéphane Simard, Rachid Beguenane, Éric Larouche, Luc Morin: A 2005 review of FPGA arithmetic (abstract only). FPGA 2005: 276
	2004
1		Luc Morin, Rachid Beguenane, Stéphane Simard, Éric Larouche: A new bit-serial multiplier architecture for area-efficient fpga implementation. Circuits, Signals, and Systems 2004: 333-338

Coauthor Index

1	Rachid Beguenane	[1] [2]
2	Luc Morin	[1] [2]
3	Stéphane Simard	[1] [2]

Last update Mon Jun 4 20:40:43 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page