Andrew Laffely

	2004
6		Vishak Venkatraman, Andrew Laffely, Jinwook Jang, Hempraveen Kukkamalla, Zhi Zhu, Wayne Burleson: NoCIC: a spice-based interconnect planning tool emphasizing aggressive on-chip interconnect circuit methods. SLIP 2004: 69-75
5		Jian Liang, Andrew Laffely, S. Srinivasan, Russell Tessier: An architecture and compiler for scalable on-chip communication. IEEE Trans. VLSI Syst. 12(7): 711-726 (2004)
4		Prashant Jain, Andrew Laffely, Wayne Burleson, Russell Tessier, Dennis Goeckel: Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations. VLSI Signal Processing 36(1): 27-40 (2004)
	2003
3		Andrew Laffely, Jian Liang, Russell Tessier, Wayne Burleson: Adaptive system on a chip (ASOC): a backbone for power-aware signal processing cores. ICIP (3) 2003: 105-108
2		Lilian Bossuet, Wayne Burleson, Guy Gogniat, Vikas Anand, Andrew Laffely, Jean Luc Philippe: Targeting Tiled Architectures in Design Exploration. IPDPS 2003: 172
1		Andrew Laffely, Wayne Burleson: Using System On-A-Chip As A Vehicle For VLSI Design Education. MSE 2003: 148-149

Coauthor Index

1	Vikas Anand	[2]
2	Lilian Bossuet	[2]
3	Wayne P. Burleson (Wayne Burleson)	[1] [2] [3] [4] [6]
4	Dennis Goeckel	[4]
5	Guy Gogniat	[2]
6	Prashant Jain	[4]
7	Jinwook Jang	[6]
8	Hempraveen Kukkamalla	[6]
9	Jian Liang	[3] [5]
10	Jean Luc Philippe	[2]
11	S. Srinivasan	[5]
12	Russell Tessier	[3] [4] [5]
13	Vishak Venkatraman	[6]
14	Zhi Zhu	[6]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page