Zahi M. Kurzum

	2011
2		Joshua Friedrich, Ruchir Puri, U. Brandt, M. Buehler, Jack DiLullo, J. Hopkins, M. Hossain, Michael A. Kazda, Joachim Keinert, Zahi M. Kurzum, D. Lamb, A. Lee, F. Musante, J. Noack, Peter J. Osler, S. Posluszny, H. Qian, S. Ramji, Vasant B. Rao, Lakshmi N. Reddy, Haoxing Ren, Thomas E. Rosser, B. R. Russell, Cliff C. N. Sze, Gustavo E. Téllez: Design methodology for the IBM POWER7 microprocessor. IBM Journal of Research and Development 55(3): 9 (2011)
	1996
1		John Y. Sayah, Rajesh Gupta, Deepak D. Sherlekar, Philip S. Honsinger, Jitendra M. Apte, S. Wayne Bollinger, Hai Hsia Chen, Sumit DasGupta, Edward P. Hsieh, Andrew D. Huber, Edward J. Hughes, Zahi M. Kurzum, Vasant B. Rao, Thepthai Tabtieng, Vigen Valijan, David Y. Yang: Design planning for high-performance ASICs. IBM Journal of Research and Development 40(4): 431-452 (1996)

Coauthor Index

1	Jitendra M. Apte	[1]
2	S. Wayne Bollinger	[1]
3	U. Brandt	[2]
4	M. Buehler	[2]
5	Hai Hsia Chen	[1]
6	Sumit DasGupta	[1]
7	Jack DiLullo	[2]
8	Joshua Friedrich	[2]
9	Rajesh K. Gupta (Rajesh Gupta)	[1]
10	Philip S. Honsinger	[1]
11	J. Hopkins	[2]
12	M. Hossain	[2]
13	Edward P. Hsieh	[1]
14	Andrew D. Huber	[1]
15	Edward J. Hughes	[1]
16	Michael A. Kazda	[2]
17	Joachim Keinert	[2]
18	D. Lamb	[2]
19	A. Lee	[2]
20	F. Musante	[2]
21	J. Noack	[2]
22	Peter J. Osler	[2]
23	S. Posluszny	[2]
24	Ruchir Puri	[2]
25	H. Qian	[2]
26	S. Ramji	[2]
27	Vasant B. Rao	[1] [2]
28	Lakshmi N. Reddy	[2]
29	Haoxing Ren	[2]
30	Thomas E. Rosser	[2]
31	B. R. Russell	[2]
32	John Y. Sayah	[1]
33	Deepak D. Sherlekar	[1]
34	Cliff C. N. Sze (Chin Ngai Sze, Cliff N. Sze)	[2]
35	Thepthai Tabtieng	[1]
36	Gustavo E. Téllez	[2]
37	Vigen Valijan	[1]
38	David Y. Yang	[1]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page