Akhilesh Kumar

	2011
25		Akhilesh Kumar, Mohab Anis: IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs. IEEE Trans. VLSI Syst. 19(7): 1181-1191 (2011)
	2010
24		Donglai Dai, Aniruddha Vaidya, Roy Saharoy, Seungjoon Park, Dongkook Park, Hariharan L. Thantry, Ralf Plate, Elmar Maas, Akhilesh Kumar, Mani Azimi: FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only). FPGA 2010: 293
23		Akhilesh Kumar, Mohab Anis: Robust FPGA Design under Variations. FPL 2010: 259-262
22		Akhilesh Kumar, Mohab Anis: FPGA Design for Timing Yield Under Process Variations. IEEE Trans. VLSI Syst. 18(3): 423-435 (2010)
21		Akhilesh Kumar, Mohab Anis: IR-Drop Management in FPGAs. IEEE Trans. on CAD of Integrated Circuits and Systems 29(6): 988-993 (2010)
20		Akhilesh Kumar, Mohab Anis: Power-Yield Enhancement for Field Programmable Gate Arrays Under Process Variations. J. Low Power Electronics 6(2): 280-290 (2010)
	2009
19		Akhilesh Kumar, Mohab Anis: IR-drop management CAD techniques in FPGAs for power grid reliability. ISQED 2009: 746-752
	2008
18		Akhilesh Kumar, Finn Tseng, Yan Guo, Ratna Babu Chinnam: Hidden-Markov model based sequential clustering for autonomous diagnostics. IJCNN 2008: 3345-3351
	2007
17		Akhilesh Kumar, Mohab Anis: Dual-Threshold CAD Framework for Subthreshold Leakage Power Aware FPGAs. IEEE Trans. on CAD of Integrated Circuits and Systems 26(1): 53-66 (2007)
	2006
16		Akhilesh Kumar, Mohab Anis: An analytical state dependent leakage power model for FPGAs. DATE 2006: 612-617
15		Akhilesh Kumar, Mohab Anis: Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance. ISQED 2006: 735-740
14		Akhilesh Kumar, Prakash, M. K. Tiwari, Ravi Shankar, Alok Baveja: Solving machine-loading problem of a flexible manufacturing system with constraint-based genetic algorithm. European Journal of Operational Research 175(2): 1043-1069 (2006)
13		Akhilesh Kumar, Anuj Prakash, Ravi Shankar, M. K. Tiwari: Psycho-Clonal algorithm based approach to solve continuous flow shop scheduling problem. Expert Syst. Appl. 31(3): 504-514 (2006)
	2005
12		Akhilesh Kumar, Mohab Anis: Dual-Vt FPGA design for leakage power reduction (abstract only). FPGA 2005: 272
	2003
11		Mani Azimi, Ching-Tsun Chou, Akhilesh Kumar, Victor W. Lee, Phanindra K. Mannava, Seungjoon Park: Experience with Applying Formal Methods to Protocol Specification and System Architecture. Formal Methods in System Design 22(2): 109-116 (2003)
	2002
10		Mani Azimi, Faye A. Briggs, Michel Cekleov, Manoj Khare, Akhilesh Kumar, Lily Pao Looi: Scalability Port: A Coherent Interface for Shared Memory Multiprocessors. Hot Interconnects 2002: 65-70
9		Faye A. Briggs, Michel Cekleov, Ken Creta, Manoj Khare, Steve Kulick, Akhilesh Kumar, Lily Pao Looi, Chitra Natarajan, Sivakumar Radhakrishnan, Linda Rankin: Intel 870: A Building Block for Cost-Effective, Scalable Servers. IEEE Micro 22(2): 36-47 (2002)
	2000
8		Laxmi N. Bhuyan, Ravi R. Iyer, Hu-Jun Wang, Akhilesh Kumar: Impact of CC-NUMA Memory Management Policies on the Application Performance of Multistage Switching Networks. IEEE Trans. Parallel Distrib. Syst. 11(3): 230-246 (2000)
	1998
7		Laxmi N. Bhuyan, Hu-Jun Wang, Ravi R. Iyer, Akhilesh Kumar: Impact of Switch Design on the Application Performance of Cache-Coherent Multiprocessors. IPPS/SPDP 1998: 466-474
	1997
6		Rabi N. Mahapatra, Akhilesh Kumar, Biswanath N. Chatterji: Performance analysis of 2-D inverse fast cosine transform employing multiprocessors. IEEE Transactions on Signal Processing 45(5): 1323-1335 (1997)
	1996
5		Akhilesh Kumar, Laxmi N. Bhuyan: Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors. International Conference on Supercomputing 1996: 253-260
	1994
4		Yeimkuan Chang, Laxmi N. Bhuyan, Akhilesh Kumar: A Distributed Cache Coherence Protocol for Hypercube Multiprocessors. ICPP (1) 1994: 150-157
3		Akhilesh Kumar, Phanindra K. Mannava, Laxmi N. Bhuyan: Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors. SC 1994: 498-507
	1993
2		Akhilesh Kumar, Laxmi N. Bhuyan: Parallel FFT Algorithms for Cache Based Shared Memory Multiprocessors. ICPP 1993: 23-27
	1992
1		Rabi N. Mahapatra, Akhilesh Kumar: Vector Hartley Transform Employing Multiprocessors. IPPS 1992: 250-253

Coauthor Index

1	Mohab Anis	[12] [15] [16] [17] [19] [20] [21] [22] [23] [25]
2	Mani Azimi	[10] [11] [24]
3	Alok Baveja	[14]
4	Laxmi N. Bhuyan	[2] [3] [4] [5] [7] [8]
5	Faye A. Briggs	[9] [10]
6	Michel Cekleov	[9] [10]
7	Yeimkuan Chang	[4]
8	Biswanath N. Chatterji (B. N. Chatterji)	[6]
9	Ratna Babu Chinnam	[18]
10	Ching-Tsun Chou	[11]
11	Ken Creta	[9]
12	Donglai Dai	[24]
13	Yan Guo	[18]
14	Ravi R. Iyer (Ravishankar R. Iyer)	[7] [8]
15	Manoj Khare	[9] [10]
16	Steve Kulick	[9]
17	Victor W. Lee	[11]
18	Lily Pao Looi	[9] [10]
19	Elmar Maas	[24]
20	Rabi N. Mahapatra	[1] [6]
21	Phanindra K. Mannava	[3] [11]
22	Chitra Natarajan	[9]
23	Dongkook Park	[24]
24	Seungjoon Park	[11] [24]
25	Ralf Plate	[24]
26	Prakash	[14]
27	Anuj Prakash	[13]
28	Sivakumar Radhakrishnan	[9]
29	Linda Rankin	[9]
30	Roy Saharoy	[24]
31	Ravi Shankar	[13] [14]
32	Hariharan L. Thantry	[24]
33	Manoj Kumar Tiwari (M. K. Tiwari)	[13] [14]
34	Finn Tseng	[18]
35	Aniruddha Vaidya	[24]
36	Hu-Jun Wang	[7] [8]

Colors in the list of coauthors

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page