![]() | ![]() |
| 2009 | ||
|---|---|---|
| 2 | Shanthala S., Cyril Raj, S. Y. Kulkarni: Design and VLSI Implementation of Pipelined Multiply Accumulate Unit. ICETET 2009: 381-386 | |
| 1995 | ||
| 1 | S. Y. Kulkarni, K. D. Patil, K. V. V. Murthy: Transmission line model parameters for very high speed VLSI interconnects in MCMs using FEM with special elements. VLSI Design 1995: 260-263 | |
| 1 | K. V. V. Murthy | [1] |
| 2 | K. D. Patil | [1] |
| 3 | Cyril Raj | [2] |
| 4 | Shanthala S. | [2] |
Colors in the list of coauthors
Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page