dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Shiann-Rong Kuang Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJiun-Ping Wang, Shiann-Rong Kuang, Shish-Chang Liang: High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications. IEEE Trans. VLSI Syst. 19(1): 52-60 (2011)
2010
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShiann-Rong Kuang, Jiun-Ping Wang, Hong-Yi Huang: Variable-Latency Floating-Point Multipliers for Low-Power Applications. IEEE Trans. VLSI Syst. 18(10): 1493-1497 (2010)
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShiann-Rong Kuang, Jiun-Ping Wang: Design of Power-Efficient Configurable Booth Multiplier. IEEE Trans. on Circuits and Systems 57-I(3): 568-580 (2010)
2009
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShiann-Rong Kuang, Jiun-Ping Wang, Cang-Yuan Guo: Modified Booth Multipliers With a Regular Partial Product Array. IEEE Trans. on Circuits and Systems 56-II(5): 404-408 (2009)
2007
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJiun-Ping Wang, Shiann-Rong Kuang: Area-Efficient Signed Fixed-Width Multipliers with Low-Error Compensation Circuit. SiPS 2007: 157-162
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShiann-Rong Kuang, Jiun-Ping Wang: Design of power-efficient pipelined truncated multipliers with various output precision. IET Computers & Digital Techniques 1(2): 129-136 (2007)
2005
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShiann-Rong Kuang, Chin-Yang Chen, Ren-Zheng Liao: Partitioning and Pipelined Scheduling of Embedded System Using Integer Linear Programming. ICPADS (2) 2005: 37-41
2002
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJer-Min Jou, Shiann-Rong Kuang, Yeu-Horng Shiau, Ren-Der Chen: Design of a dynamic pipelined architecture for fuzzy color correction. IEEE Trans. VLSI Syst. 10(6): 924-929 (2002)
1999
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJer-Min Jou, Shiann-Rong Kuang, Yeu-Horng Shiau: A New Pipelined Architecture for Fuzzy Color Correction. ASP-DAC 1999: 209-
1994
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJer-Min Jou, Ren-Der Chen, Shiann-Rong Kuang: Multiport Memory Based Data Path Allocation Focusing on Interconnection Optimization. ISCAS 1994: 45-48
1993
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJer-Min Jou, Shiann-Rong Kuang: Library-Adaptively Integrated Data Path Synthesis for DSP Systems. ICCD 1993: 379-382

Coauthor Index

1Chin-Yang Chen [5]
2Ren-Der Chen [2] [4]
3Cang-Yuan Guo [8]
4Hong-Yi Huang [10]
5Jer-Min Jou [1] [2] [3] [4]
6Shish-Chang Liang [11]
7Ren-Zheng Liao [5]
8Yeu-Horng Shiau [3] [4]
9Jiun-Ping Wang [6] [7] [8] [9] [10] [11]

Colors in the list of coauthors

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page