dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Srivathsan Krishnamohan Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2008
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSrivathsan Krishnamohan, Nihar R. Mahapatra: Slack redistribution in pipelined circuits for enhanced soft-error rate reduction. SoCC 2008: 159-162
2005
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSrivathsan Krishnamohan, Nihar R. Mahapatra: Analysis and design of soft-error hardened latches. ACM Great Lakes Symposium on VLSI 2005: 328-331
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSrivathsan Krishnamohan, Nihar R. Mahapatra: An analysis of the robustness of CMOS delay elements. ACM Great Lakes Symposium on VLSI 2005: 412-415
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSrivathsan Krishnamohan, Nihar R. Mahapatra: Increasing the energy efficiency of pipelined circuits via slack redistribution. ACM Great Lakes Symposium on VLSI 2005: 436-441
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSrivathsan Krishnamohan, Nihar R. Mahapatra: Combining Error Masking and Error Detection Plus Recovery to Combat Soft Errors in Static CMOS Circuits. DSN 2005: 40-49
2004
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSrivathsan Krishnamohan, Nihar R. Mahapatra: A Highly-Efficient Technique for Reducing Soft Errors in Static CMOS Circuits. ICCD 2004: 126-131

Coauthor Index

1Nihar R. Mahapatra [1] [2] [3] [4] [5] [6]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page