K. Koya

	1986
1		Y. Miki, S. Nohara, K. Koya, M. Araki: A 32-Bit CMOS Microprocessor with Six-Stage Pipeline Structure. FJCC 1986: 1000-1007

Coauthor Index

1	M. Araki	[1]
2	Y. Miki	[1]
3	S. Nohara	[1]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page