Elias Kougianos

	2012
38		Oleg Garitselov, Saraju P. Mohanty, Elias Kougianos, Geng Zheng: Particle swarm optimization over non-polynomial metamodels for fast process variation resilient design of Nano-CMOS PLL. ACM Great Lakes Symposium on VLSI 2012: 255-258
37		Geng Zheng, Saraju P. Mohanty, Elias Kougianos, Oleg Garitselov: Verilog-AMS-PAM: verilog-AMS integrated with parasitic-aware metamodels for ultra-fast and layout-accurate mixed-signal design exploration. ACM Great Lakes Symposium on VLSI 2012: 351-356
36		Oghenekarho Okobiah, Saraju P. Mohanty, Elias Kougianos: Ordinary Kriging metamodel-assisted Ant Colony algorithm for fast analog design optimization. ISQED 2012: 458-463
35		Oleg Garitselov, Saraju P. Mohanty, Elias Kougianos, Oghenekarho Okobiah: Metamodel-assisted ultra-fast memetic optimization of a PLL for WiMax and MMDS applications. ISQED 2012: 580-585
34		Oghenekarho Okobiah, Saraju P. Mohanty, Elias Kougianos, Oleg Garitselov: Kriging-Assisted Ultra-Fast Simulated-Annealing Optimization of a Clamped Bitline Sense Amplifier. VLSI Design 2012: 310-315
33		Oleg Garitselov, Saraju P. Mohanty, Elias Kougianos: Fast-Accurate Non-Polynomial Metamodeling for Nano-CMOS PLL Design Optimization. VLSI Design 2012: 316-321
32		Saraju P. Mohanty, Jawar Singh, Elias Kougianos, Dhiraj K. Pradhan: Statistical DOE-ILP based power-performance-process (P3) optimization of nano-CMOS SRAM. Integration 45(1): 33-45 (2012)
	2011
31		Oghenekarho Okobiah, Saraju P. Mohanty, Elias Kougianos, Mahesh Poolakkaparambil: Towards robust nano-CMOS sense amplifier design: a dual-threshold versus dual-oxide perspective. ACM Great Lakes Symposium on VLSI 2011: 145-150
30		Oleg Garitselov, Saraju P. Mohanty, Elias Kougianos: Fast optimization of nano-CMOS mixed-signal circuits through accurate metamodeling. ISQED 2011: 405-410
29		Saraju P. Mohanty, Elias Kougianos: Real-time perceptual watermarking architectures for video broadcasting. Journal of Systems and Software 84(5): 724-738 (2011)
	2010
28		Saraju P. Mohanty, Dhruva Ghai, Elias Kougianos: A P4VT (Power Performance Process Parasitic Voltage Temperature) Aware Dual-VTh Nano-CMOS VCO. VLSI Design 2010: 99-104
27		Yu-Ting Pai, Li-Te Lee, Shanq-Jang Ruan, Yen-Hsiang Chen, Saraju P. Mohanty, Elias Kougianos: Honeycomb model based skin colour detector for face detection. IJCAT 39(1/2/3): 93-100 (2010)
26		Garima Thakral, Saraju P. Mohanty, Dhiraj K. Pradhan, Elias Kougianos: DOE-ILP Based Simultaneous Power and Read Stability Optimization in Nano-CMOS SRAM. J. Low Power Electronics 6(3): 390-400 (2010)
	2009
25		Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos: Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO. ACM Great Lakes Symposium on VLSI 2009: 303-308
24		Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos: Variability-aware optimization of nano-CMOS Active Pixel Sensors using design and analysis of Monte Carlo experiments. ISQED 2009: 172-178
23		Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos, Priyadarsan Patra: A PVT aware accurate statistical logic library for high- metal-gate nano-CMOS. ISQED 2009: 47-54
22		Saraju P. Mohanty, Elias Kougianos, Wei Cai, Manish Ratnani: VLSI architectures of perceptual based video watermarking for real-time copyright protection. ISQED 2009: 527-534
21		Saraju P. Mohanty, Dhruva Ghai, Elias Kougianos, Bharat Joshi: A universal level converter towards the realization of energy efficient implantable drug delivery Nano-Electro-Mechanical-Systems. ISQED 2009: 673-679
20		Elias Kougianos, Saraju P. Mohanty, Rabi N. Mahapatra: Hardware assisted watermarking for multimedia. Computers & Electrical Engineering 35(2): 339-358 (2009)
19		Vijay V. Vaidyanathan, Murali R. Varanasi, Elias Kougianos, Shuping Wang, Hari Raman: RFID Student Educational Experiences at the UNT College of Engineering: A Sequential Approach to Creating a Project-Based RFID Course. IEEE Trans. Education 52(3): 404-412 (2009)
18		Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos: Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study. IEEE Trans. VLSI Syst. 17(9): 1339-1342 (2009)
17		Elias Kougianos, Saraju P. Mohanty: Impact of gate-oxide tunneling on mixed-signal design and simulation of a nano-CMOS VCO. Microelectronics Journal 40(1): 95-103 (2009)
	2008
16		Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos: A process and supply variation tolerant nano-CMOS low voltage, high speed, a/d converter for system-on-chip. ACM Great Lakes Symposium on VLSI 2008: 47-52
15		Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos: A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs. ISQED 2008: 257-260
14		Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos: Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design. ISQED 2008: 330-333
13		Saraju P. Mohanty, Elias Kougianos, Dhiraj K. Pradhan: Simultaneous scheduling and binding for low gate leakage nano-complementary metaloxide-semiconductor data path circuit behavioural synthesis. IET Computers & Digital Techniques 2(2): 118-131 (2008)
	2007
12		Elias Kougianos, Saraju P. Mohanty: Metrics to Quantify Steady and Transient Gate Leakage in Nanoscale Transistors: NMOS vs. PMOS Perspective. VLSI Design 2007: 195-200
11		Saraju P. Mohanty, Elias Kougianos: Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis. VLSI Design 2007: 577-582
10		Saraju P. Mohanty, Elias Kougianos, Nagarajan Ranganathan: VLSI architecture and chip for combined invisible robust and fragile watermarking. IET Computers & Digital Techniques 1(5): 600-611 (2007)
	2006
9		Saraju P. Mohanty, Ramakrishna Velagapudi, Elias Kougianos: Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits. DATE 2006: 1191-1196
8		Saraju P. Mohanty, Elias Kougianos: Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates. ICCD 2006
7		Cheryl A. Kincaid, Saraju P. Mohanty, Armin R. Mikler, Elias Kougianos, Brandon Parker: A High Performance ASIC for Cellular Automata (CA) Applications. ICIT 2006: 289-290
6		Elias Kougianos, Saraju P. Mohanty: Effective tunneling capacitance: a new metric to quantify transient gate leakage current. ISCAS 2006
5		Saraju P. Mohanty, Elias Kougianos, Ramakrishna Velagapudi, Valmiki Mukherjee: Scheduling and binding for low gate leakage nanoCMOS datapath circuit synthesis. ISCAS 2006
4		Saraju P. Mohanty, Parthasarathy Guturu, Elias Kougianos, Nishikanta Pati: A Novel Invisible Color Image Watermarking Scheme Using Image Adaptive Watermark Creation and Robust Insertion-Extraction. ISM 2006: 153-160
3		Saraju P. Mohanty, Ramakrishna Velagapudi, Elias Kougianos: Dual-K Versus Dual-T Technique for Gate Leakage Reduction : A Comparative Perspective. ISQED 2006: 564-569
2		Saraju P. Mohanty, Elias Kougianos: Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits. VLSI Design 2006: 83-88
	2005
1		Valmiki Mukherjee, Saraju P. Mohanty, Elias Kougianos: A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits. ICCD 2005: 431-437

Coauthor Index

1	Wei Cai	[22]
2	Yen-Hsiang Chen	[27]
3	Oleg Garitselov	[30] [33] [34] [35] [37] [38]
4	Dhruva Ghai	[14] [15] [16] [18] [21] [23] [24] [25] [28]
5	Parthasarathy Guturu	[4]
6	Bharat Joshi	[21]
7	Cheryl A. Kincaid	[7]
8	Li-Te Lee	[27]
9	Rabi N. Mahapatra	[20]
10	Armin R. Mikler	[7]
11	Saraju P. Mohanty	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38]
12	Valmiki Mukherjee	[1] [5]
13	Oghenekarho Okobiah	[31] [34] [35] [36]
14	Yu-Ting Pai	[27]
15	Brandon Parker	[7]
16	Nishikanta Pati	[4]
17	Priyadarsan Patra	[23]
18	Mahesh Poolakkaparambil	[31]
19	Dhiraj K. Pradhan	[13] [26] [32]
20	Hari Raman	[19]
21	N. Ranganathan (Nagarajan Ranganathan)	[10]
22	Manish Ratnani	[22]
23	Shanq-Jang Ruan	[27]
24	Jawar Singh	[32]
25	Garima Thakral	[26]
26	Vijay V. Vaidyanathan	[19]
27	Murali R. Varanasi	[19]
28	Ramakrishna Velagapudi	[3] [5] [9]
29	Shuping Wang	[19]
30	Geng Zheng	[37] [38]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page