Tianming Kong

	2001
5		Jason Cong, Tianming Kong, Z. D. Pan: Buffer block planning for interconnect planning and prediction. IEEE Trans. VLSI Syst. 9(6): 929-937 (2001)
	2000
4		Jason Cong, Tianming Kong, Faming Liang, Jun S. Liu, Wing Hung Wong, Dongmin Xu: Dynamic weighting Monte Carlo for constrained floorplan designs in mixed signal application. ASP-DAC 2000: 277-282
3		Tony F. Chan, Jason Cong, Tianming Kong, Joseph R. Shinnerl: Multilevel Optimization for Large-Scale Circuit Placement. ICCAD 2000: 171-176
	1999
2		Jason Cong, Tianming Kong, Dongmin Xu, Faming Liang, Jun S. Liu, Wing Hung Wong: Relaxed Simulated Tempering for VLSI Floorplan Designs. ASP-DAC 1999: 13-16
1		Jason Cong, Tianming Kong, David Zhigang Pan: Buffer block planning for interconnect-driven floorplanning. ICCAD 1999: 358-363

Coauthor Index

1	Tony F. Chan	[3]
2	Jason Cong	[1] [2] [3] [4] [5]
3	Faming Liang	[2] [4]
4	Jun S. Liu	[2] [4]
5	David Z. Pan (David Zhigang Pan)	[1]
6	Z. D. Pan	[5]
7	Joseph R. Shinnerl	[3]
8	Wing Hung Wong	[2] [4]
9	Dongmin Xu	[2] [4]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page