Shunitsu Kohara

	2011
5		Hideki Takase, Gang Zeng, Lovic Gauthier, Hirotaka Kawashima, Noritoshi Atsumi, Tomohiro Tatematsu, Yoshitake Kobayashi, Shunitsu Kohara, Takenori Koshiro, Tohru Ishihara, Hiroyuki Tomiyama, Hiroaki Takada: An integrated optimization framework for reducing the energy consumption of embedded real-time applications. ISLPED 2011: 271-276
	2009
4		Kazuyuki Tanimura, Ryuta Nara, Shunitsu Kohara, Youhua Shi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki: Unified Dual-Radix Architecture for Scalable Montgomery Multiplications in GF(P) and GF(2n). IEICE Transactions 92-A(9): 2304-2317 (2009)
	2008
3		Kazuyuki Tanimura, Ryuta Nara, Shunitsu Kohara, Kazunori Shimizu, Youhua Shi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki: Scalable unified dual-radix architecture for Montgomery multiplication in GF(P) and GF(2n). ASP-DAC 2008: 697-702
	2006
2		Shunitsu Kohara, Naoki Tomono, Jumpei Uchida, Yuichiro Miyaoka, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki: An interface-circuit synthesis method with configurable processor core in IP-based SoC designs. ASP-DAC 2006: 594-599
	2005
1		Naoki Tomono, Shunitsu Kohara, Jumpei Uchida, Yuichiro Miyaoka, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki: A processor core synthesis system in IP-based SoC design. ASP-DAC 2005: 286-291

Coauthor Index

1	Noritoshi Atsumi	[5]
2	Lovic Gauthier	[5]
3	Tohru Ishihara	[5]
4	Hirotaka Kawashima	[5]
5	Yoshitake Kobayashi	[5]
6	Takenori Koshiro	[5]
7	Yuichiro Miyaoka	[1] [2]
8	Ryuta Nara	[3] [4]
9	Tatsuo Ohtsuki	[1] [2] [3] [4]
10	Youhua Shi	[3] [4]
11	Kazunori Shimizu	[3]
12	Hiroaki Takada	[5]
13	Hideki Takase	[5]
14	Kazuyuki Tanimura	[3] [4]
15	Tomohiro Tatematsu	[5]
16	Nozomu Togawa	[1] [2] [3] [4]
17	Hiroyuki Tomiyama	[5]
18	Naoki Tomono	[1] [2]
19	Jumpei Uchida	[1] [2]
20	Masao Yanagisawa	[1] [2] [3] [4]
21	Gang Zeng	[5]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page