![]() | ![]() |
| 2002 | ||
|---|---|---|
| 2 | Masayuki Kirimura, Yoshifumi Takamoto, Takanori Mori, Keiichi Yasumoto, Akio Nakata, Teruo Higashino: Design and Implementation of FPGA Circuits for High Speed Network Monitors. FPL 2002: 393-403 | |
| 2000 | ||
| 1 | Hisaaki Katagiri, Masayuki Kirimura, Keiichi Yasumoto, Teruo Higashino, Kenichi Taniguchi: Hardware implementation of Concurrent Periodic EFSM's. FORTE 2000: 285-300 | |
| 1 | Teruo Higashino | [1] [2] |
| 2 | Hisaaki Katagiri | [1] |
| 3 | Takanori Mori | [2] |
| 4 | Akio Nakata | [2] |
| 5 | Yoshifumi Takamoto | [2] |
| 6 | Kenichi Taniguchi | [1] |
| 7 | Keiichi Yasumoto | [1] [2] |
Data released under the ODC-BY 1.0 license — See also our legal information page