 | 2011 |
|---|
| 10 |       | Ik Joon Chang,
Jae-Joon Kim,
Keejong Kim,
Kaushik Roy:
Robust Level Converter for Sub-Threshold/Super-Threshold Operation: 100 mV to 2.5 V.
IEEE Trans. VLSI Syst. 19(8): 1429-1437 (2011) |
| 2010 |
|---|
| 9 | | Kunhyuk Kang,
Sang Phill Park,
Keejong Kim,
Kaushik Roy:
On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures.
IEEE Trans. VLSI Syst. 18(2): 270-280 (2010) |
| 2008 |
|---|
| 8 | | Jaydeep P. Kulkarni,
Keejong Kim,
Sang Phill Park,
Kaushik Roy:
Process variation tolerant SRAM array for ultra low voltage applications.
DAC 2008: 108-113 |
| 2007 |
|---|
| 7 | | Kunhyuk Kang,
Keejong Kim,
Ahmad E. Islam,
Muhammad Ashraful Alam,
Kaushik Roy:
Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement.
DAC 2007: 358-363 |
| 6 | | Kunhyuk Kang,
Keejong Kim,
Kaushik Roy:
Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.
DAC 2007: 934-939 |
| 5 | | Jaydeep P. Kulkarni,
Keejong Kim,
Kaushik Roy:
A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM.
ISLPED 2007: 171-176 |
| 4 | | Keejong Kim,
Hamid Mahmoodi,
Kaushik Roy:
A low-power SRAM using bit-line charge-recycling technique.
ISLPED 2007: 177-182 |
| 3 | | Tamer Cakici,
Keejong Kim,
Kaushik Roy:
FinFET Based SRAM Design for Low Standby Power Applications.
ISQED 2007: 127-132 |
| 2006 |
|---|
| 2 | | Swaroop Ghosh,
Saibal Mukhopadhyay,
Keejong Kim,
Kaushik Roy:
Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM.
DAC 2006: 971-976 |
| 2005 |
|---|
| 1 | | Keejong Kim,
Chris H. Kim,
Kaushik Roy:
TFT-LCD Application Specific Low Power SRAM Using Charge-Recycling Technique.
ISQED 2005: 59-64 |
Data released under the ODC-BY 1.0 license — See also our legal information page