 | 2009 |
|---|
| 7 |       | Sunwoo Kwon,
Pavan Kumar Hanumolu,
Sang-Ho Kim,
Sung-No Lee,
Seung-Bin You,
Ho-Jin Park,
Jae-Whui Kim,
Un-Ku Moon:
An 11mW 100MHz 16X-OSR 64dB-SNDR hybrid CT/DT ΔΣ ADC with relaxed DEM timing.
CICC 2009: 171-174 |
| 2006 |
|---|
| 6 | | Tae-Hwan Oh,
Sang-Min Yoo,
Kyoung-Ho Moon,
Jae-Whui Kim:
A 3.0 V 72mW 10b 100 MSample/s Nyquist-rate CMOS pipelined ADC in 0.54 mm2.
ISCAS 2006 |
| 5 | | Sang-Min Yoo,
Tae-Hwan Oh,
Ho-Young Lee,
Kyung-Ho Moon,
Jae-Whui Kim:
A 3.0V 12b 120 Msample/s CMOS pipelined ADC.
ISCAS 2006 |
| 4 | | Kyoung-Hoi Koo,
Soo-Kyung Lee,
Jin-Ho Seo,
Myeong-Lyong Ko,
Jae-Whui Kim:
A versatile I/O with robust impedance calibration for various memory interfaces.
ISCAS 2006 |
| 2005 |
|---|
| 3 | | Kyoung-Hoi Koo,
Jin-Ho Seo,
Myeong-Lyong Ko,
Jae-Whui Kim:
A new level-up shifter for high speed and wide range interface in ultra deep sub-micron.
ISCAS (2) 2005: 1063-1065 |
| 2004 |
|---|
| 2 | | Tae-Hwan Oh,
Ho-Young Lee,
Ho-Jin Park,
Jae-Whui Kim:
A 1.8V 8-bit 250Msample/s Nyquist-rate CMOS pipelined ADC.
ISCAS (1) 2004: 9-12 |
| 2003 |
|---|
| 1 | | Kyoung-Hoi Koo,
Jin-Ho Seo,
Jae-Whui Kim:
Digitally tuneable on-chip resistor in CMOS for high-speed data transmission.
ISCAS (1) 2003: 185-188 |
Data released under the ODC-BY 1.0 license — See also our legal information page