Beomsup Kim

	2011
17		Shen Wang, Dong Sam Ha, Beomsup Kim, Vipul Chawla: A combined VCO and divide-by-two for low-voltage low-power 1.6 GHz quadrature signal generation. CICC 2011: 1-4
	2005
16		Jaesang Lim, Yongchul Song, Jeong Pyo Kim, Beomsup Kim: An Efficient Software-Defined Radio Architecture for Multi-Mode WCDMA Applications. IEICE Transactions 88-A(12): 3677-3680 (2005)
15		Jaesang Lim, Jaejoon Kim, Beomsup Kim: Analysis and Design of Multistage Low-Phase-Noise CMOS LC-Ring Oscillators. IEICE Transactions 88-A(4): 1084-1089 (2005)
14		Seok Kang, Beomsup Kim: A DLL-Based Frequency Synthesizer with Selective Reuse of a Delay Cell Scheme for 2.4 GHz ISM Band. IEICE Transactions 88-C(1): 149-153 (2005)
	2004
13		Yongchul Song, Beomsup Kim: Quadrature direct digital frequency synthesizers using interpolation-based angle rotation. IEEE Trans. VLSI Syst. 12(7): 701-710 (2004)
	2003
12		Jae Hoon Shim, In-Cheol Park, Beomsup Kim: A hybrid delta-sigma modulator with adaptive calibration. ISCAS (1) 2003: 1025-1028
11		Hyung Ki Ahn, In-Cheol Park, Beomsup Kim: A 5-GHz self-calibrated I/Q clock generator using a quadrature LC-VCO. ISCAS (1) 2003: 797-800
	2000
10		Beomsup Kim, Joonsuk Lee, Seung Hee Choi, Jun Mo Koo, Byung Jun Min: Non-Data-Aided Timing Recovery Algorithm for \pi/4-OPSK Modulated Signals. ICC (1) 2000: 392-396
	1999
9		Tae Hun Kim, Jeongsik Yang, Kyoo Hyun Lim, Jin Wook Kim, Jeong Eun Lee, Hyoung Sik Nam, Young Gon Kim, Jeong Pyo Kim, Sang Lin Byun, Bae Sung Kwon, Beomsup Kim: 16-bit DSP and System for Baseband / Voiceband Processing of IS-136 Cellular Telephony. ASP-DAC 1999: 49-
	1998
8		Tae Hun Kim, Beomsup Kim: Dual-loop Digital PLL Design for Adaptive Clock Recovery. ASP-DAC 1998: 347-352
	1997
7		Byungjin Chun, Seung Hee Choi, Beomsup Kim: A Digital Phase-Locked Loop with Variable Loop Gains Derived from RLS Method. ICC (1) 1997: 11-15
6		Byungjin Chun, Yong Hoon Lee, Beomsup Kim: Design of variable loop gains of dual-loop DPLL. IEEE Transactions on Communications 45(12): 1520-1522 (1997)
	1995
5		Jeongsik Yang, Chanhong Park, Beomsup Kim: A digital audio signal processor for cellular phone application. ASP-DAC 1995
4		Byungjin Chun, Beomsup Kim, Yong Hong Lee: Adaptive Carrier Recovery Using Multi-Order DPLL for Mobile Communication Applications. ISCAS 1995: 1082-1085
	1994
3		Todd C. Weigandt, Beomsup Kim, Paul R. Gray: Analysis of Timing Jitter in CMOS Ring Oscillators. ISCAS 1994: 27-30
2		Beomsup Kim, Todd C. Weigandt, Paul R. Gray: PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design. ISCAS 1994: 31-34
	1993
1		Beomsup Kim: Optical MMSE gear-shifting algorithm for the fast synchronization of DPLL. ISCAS 1993: 172-175

Coauthor Index

1	Hyung Ki Ahn	[11]
2	Sang Lin Byun	[9]
3	Vipul Chawla	[17]
4	Seung Hee Choi	[7] [10]
5	Byungjin Chun	[4] [6] [7]
6	Paul R. Gray	[2] [3]
7	Dong Sam Ha	[17]
8	Seok Kang	[14]
9	Jaejoon Kim	[15]
10	Jeong Pyo Kim	[9] [16]
11	Jin Wook Kim	[9]
12	Tae Hun Kim	[8] [9]
13	Young Gon Kim	[9]
14	Jun Mo Koo	[10]
15	Bae Sung Kwon	[9]
16	Jeong Eun Lee	[9]
17	Joonsuk Lee	[10]
18	Yong Hong Lee	[4]
19	Yong Hoon Lee	[6]
20	Jaesang Lim	[15] [16]
21	Kyoo Hyun Lim	[9]
22	Byung Jun Min	[10]
23	Hyoung Sik Nam	[9]
24	Chanhong Park	[5]
25	In-Cheol Park	[11] [12]
26	Jae Hoon Shim	[12]
27	Yongchul Song	[13] [16]
28	Shen Wang	[17]
29	Todd C. Weigandt	[2] [3]
30	Jeongsik Yang	[5] [9]

Colors in the list of coauthors

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page