Hojin Kee

	2012
6		Hojin Kee, Chung-Ching Shen, Shuvra S. Bhattacharyya, Ian Wong, Yong Rao, Jacob Kornerup: Mapping Parameterized Cyclo-static Dataflow Graphs onto Configurable Hardware. Signal Processing Systems 66(3): 285-301 (2012)
	2011
5		Nimish Sane, Hojin Kee, Gunasekaran Seetharaman, Shuvra S. Bhattacharyya: Topological Patterns for Scalable Representation and Analysis of Dataflow Graphs. Signal Processing Systems 65(2): 229-244 (2011)
	2010
4		Hojin Kee, Shuvra S. Bhattacharyya, Ian Wong, Yong Rao: FPGA-based design and implementation of the 3GPP-LTE physical layer using parameterized synchronous dataflow techniques. ICASSP 2010: 1510-1513
3		Hojin Kee, Shuvra S. Bhattacharyya, Jacob Kornerup: Efficient static buffering to guarantee throughput-optimal FPGA implementation of synchronous dataflow graphs. ICSAMOS 2010: 136-143
2		Hsiang-Huang Wu, Hojin Kee, Nimish Sane, William Plishker, Shuvra S. Bhattacharyya: Rapid prototyping for digital signal processing systems using Parameterized Synchronous Dataflow graphs. International Symposium on Rapid System Prototyping 2010: 1-7
	2008
1		Hojin Kee, Newton Petersen, Jacob Kornerup, Shuvra S. Bhattacharyya: Systematic generation of FPGA-based FFT implementations. ICASSP 2008: 1413-1416

Coauthor Index

1	Shuvra S. Bhattacharyya	[1] [2] [3] [4] [5] [6]
2	Jacob Kornerup	[1] [3] [6]
3	Newton Petersen	[1]
4	William Plishker	[2]
5	Yong Rao	[4] [6]
6	Nimish Sane	[2] [5]
7	Gunasekaran Seetharaman	[5]
8	Chung-Ching Shen	[6]
9	Ian Wong	[4] [6]
10	Hsiang-Huang Wu	[2]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page