Naoyuki Kawabe

	2007
6		Mototsugu Hamada, Takeshi Kitahara, Naoyuki Kawabe, Hironori Sato, Tsuyoshi Nishikawa, Takayoshi Shimazawa, Takahiro Yamashita, Hiroyuki Hara, Yukihito Oowaki: An automated runtime power-gating scheme. ICCD 2007: 382-387
5		Takeshi Kitahara, Naoyuki Kawabe, Fumihiro Minami, Katsuhiro Seta, Toshiyuki Furusawa: Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction CoRR abs/0710.4762: (2007)
	2005
4		Takeshi Kitahara, Naoyuki Kawabe, Fumihiro Minami, Katsuhiro Seta, Toshiyuki Furusawa: Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction. DATE 2005: 646-647
	2002
3		Kimiyoshi Usami, Naoyuki Kawabe, Masayuki Koizumi, Katsuhiro Seta, Toshiyuki Furusawa: Automated selective multi-threshold design for ultra-low standby applications. ISLPED 2002: 202-206
2		Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, Miodrag Potkonjak: Code Coverage-Based Power Estimation Techniques for Microprocessors. Journal of Circuits, Systems, and Computers 11(5): 557- (2002)
	2000
1		Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, Miodrag Potkonjak: Function-level power estimation methodology for microprocessors. DAC 2000: 810-813

Coauthor Index

1	Toshiyuki Furusawa	[3] [4] [5]
2	Mototsugu Hamada	[6]
3	Hiroyuki Hara	[6]
4	Takeshi Kitahara	[4] [5] [6]
5	Masayuki Koizumi	[3]
6	Fumihiro Minami	[4] [5]
7	Tsuyoshi Nishikawa	[6]
8	Yukihito Oowaki	[6]
9	Miodrag Potkonjak	[1] [2]
10	Gang Qu	[1] [2]
11	Hironori Sato	[6]
12	Katsuhiro Seta	[3] [4] [5]
13	Takayoshi Shimazawa	[6]
14	Kimiyoshi Usami	[1] [2] [3]
15	Takahiro Yamashita	[6]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page