Takeshi Kataoka

	2007
2		Teruaki Sakata, Teppei Hirotsu, Hiromichi Yamada, Takeshi Kataoka: A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery. DSN 2007: 256-265
	2006
1		Yasuo Sugure, Seiji Takeuchi, Yuichi Abe, Hiromichi Yamada, Kazuya Hirayanagi, Akihiko Tomita, Kesami Hagiwara, Takeshi Kataoka, Takanori Shimura: Low-Latency Superscalar and Small-Code-Size Microcontroller Core for Automotive, Industrial, and PC-Peripheral Applications. IEICE Transactions 89-C(6): 844-850 (2006)

Coauthor Index

1	Yuichi Abe	[1]
2	Kesami Hagiwara	[1]
3	Kazuya Hirayanagi	[1]
4	Teppei Hirotsu	[2]
5	Teruaki Sakata	[2]
6	Takanori Shimura	[1]
7	Yasuo Sugure	[1]
8	Seiji Takeuchi	[1]
9	Akihiko Tomita	[1]
10	Hiromichi Yamada	[1] [2]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page