dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Götz Kappen Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2010
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLE. Tasdemir, Götz Kappen, Tobias G. Noll: Potential of using block floating point arithmetic in ASIP-based GNSS-receivers. ASAP 2010: 293-296
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTobias G. Noll, Thorsten von Sydow, Bernd Neumann, Jochen Schleifer, Thomas Coenen, Götz Kappen: Reconfigurable Components for Application-Specific Processor Architectures. Dynamically Reconfigurable Systems 2010: 25-49
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLGötz Kappen, Lothor Kurz, O. Priebe, Tobias G. Noll: Design Space Exploration for an ASIP/Co-Processor Architecture used in GNSS Receivers. Signal Processing Systems 58(1): 41-51 (2010)
2008
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHeiko Hinkelmann, Peter Zipf, Manfred Glesner, Matthias Alles, Timo Vogt, Norbert Wehn, Götz Kappen, Tobias G. Noll: Application-specific reconfigurable processors. FPL 2008: 350
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLThorsten von Sydow, Holger Blume, Götz Kappen, Tobias G. Noll: ASIP-eFPGA Architecture for Multioperable GNSS Receivers. SAMOS 2008: 136-145
2007
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLGötz Kappen, S. el Bahri, O. Priebe, Tobias G. Noll: Evaluation of a Tightly Coupled ASIP / Co-Processor Architecture Used in GNSS Receivers. ASAP 2007: 296-301
2006
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLGötz Kappen, Tobias G. Noll: Application specific instruction processor based implementation of a GNSS receiver on an FPGA. DATE Designers' Forum 2006: 58-63

Coauthor Index

1Matthias Alles [4]
2S. el Bahri [2]
3Holger Blume [3]
4Thomas Coenen [6]
5Manfred Glesner [4]
6Heiko Hinkelmann [4]
7Lothor Kurz [5]
8Bernd Neumann [6]
9Tobias G. Noll [1] [2] [3] [4] [5] [6] [7]
10O. Priebe [2] [5]
11Jochen Schleifer [6]
12Thorsten von Sydow [3] [6]
13E. Tasdemir [7]
14Timo Vogt [4]
15Norbert Wehn [4]
16Peter Zipf [4]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page