Yu-Chien Kao

	2010
3		Yu-Chien Kao, Hsuan-Ming Chou, Kun-Ting Tsai, Shih-Chieh Chang: An efficient phase detector connection structure for the skew synchronization system. DAC 2010: 729-734
2		Yu-Chien Kao, Hsuan-Ming Chou, Kun-Ting Tsai, Shih-Chieh Chang: Synthesis of an efficient controlling structure for post-silicon clock skew minimization. ICCAD 2010: 746-749
	2006
1		Yu-Chien Kao, Huang-Chih Kuo, Yin-Tzu Lin, Chia-Wen Hou, Yi-Hsien Li, Hao-Tin Huang, Youn-Long Lin: A High-Performance VLSI Architecture for Intra Prediction and Mode Decision in H.264/AVC Video Encoding. APCCAS 2006: 562-565

Coauthor Index

1	Shih-Chieh Chang	[2] [3]
2	Hsuan-Ming Chou	[2] [3]
3	Chia-Wen Hou	[1]
4	Hao-Tin Huang	[1]
5	Huang-Chih Kuo	[1]
6	Yi-Hsien Li	[1]
7	Yin-Tzu Lin	[1]
8	Youn-Long Lin	[1]
9	Kun-Ting Tsai	[2] [3]

Colors in the list of coauthors

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page