![]() | ![]() |
| 2010 | ||
|---|---|---|
| 2 | Sohil Shah, Preethi Venkatesan, Deepa Sundar, Muniandi Kannan: Low Latency, High Throughput, and Less Complex VLSI Architecture for 2D-DFT. Int. Arab J. Inf. Technol. 7(1): 39-44 (2010) | |
| 2009 | ||
| 1 | Muniandi Kannan, Srinivasa Srivatsa: Hardware implementation low power high speed FFT core. Int. Arab J. Inf. Technol. 6(1): 1-6 (2009) | |
| 1 | Sohil Shah | [2] |
| 2 | Srinivasa Srivatsa | [1] |
| 3 | Deepa Sundar | [2] |
| 4 | Preethi Venkatesan | [2] |
Colors in the list of coauthors
Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page