![]() | ![]() |
| 2005 | ||
|---|---|---|
| 1 | Arun Vijayaraghavan, M. Kannan, R. Seshasayanan: Simulation Analysis of Low Power Synchronous Token Ring Based VLIW processor under GALS Multi-processor technology with improved efficiency. CDES 2005: 143-152 | |
| 1 | R. Seshasayanan | [1] |
| 2 | Arun Vijayaraghavan | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page