Chih-Hao Kan

	2008
1		Li-Pu Chuang, Ming-Hung Chang, Po-Tsang Huang, Chih-Hao Kan, Wei Hwang: A 5.2mW all-digital fast-lock self-calibrated multiphase delay-locked loop. ISCAS 2008: 3342-3345

Coauthor Index

1	Ming-Hung Chang	[1]
2	Li-Pu Chuang	[1]
3	Po-Tsang Huang	[1]
4	Wei Hwang	[1]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page