Lalitha Mohana Kalyani-Garimella

	2008
1		Jaime Ramírez-Angulo, Lalitha Mohana Kalyani-Garimella, Annajirao Garimella, Sri Raga Sudha Garimella, Antonio J. López-Martín, Ramón González Carvajal: An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators. VLSI Design 2008: 294-299

Coauthor Index

1	Ramón González Carvajal	[1]
2	Annajirao Garimella	[1]
3	Sri Raga Sudha Garimella	[1]
4	Antonio J. López-Martín	[1]
5	Jaime Ramírez-Angulo	[1]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page