dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Vasilios Kalenteridis Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFotis Plessas, V. Panagiotopoulos, Vasilios Kalenteridis, George Souliotis, F. Liakou, Sotiris Koutsomitsos, Stilianos Siskos, Alexios N. Birbas: A 60-GHz quadrature PLL in 90nm CMOS. ICECS 2011: 350-353
2006
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLIlias Pappas, L. Nalpantidis, Vasilios Kalenteridis, Stilianos Siskos, Alkis A. Hatzopoulos, C. A. Dimitriadis: A threshold voltage variation cancellation technique for analogue peripheral circuits of a display array using poly-Si TFTs. ISCAS 2006
2005
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDimitrios Soudris, Spiridon Nikolaidis, Stilianos Siskos, Konstantinos Tatas, K. Siozios, George Koutroumpezis, Nikolaos Vassiliadis, Vasilios Kalenteridis, Haroula Pournara, Ilias Pappas, Adonios Thanailakis: AMDREL: a novel low-energy FPGA architecture and supporting CAD tool design flow. ASP-DAC 2005: 3-4
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKostas Siozios, George Koutroumpezis, Konstantinos Tatas, Nikolaos Vassiliadis, Vasilios Kalenteridis, Haroula Pournara, Ilias Pappas, Dimitrios Soudris, Antonios Thanailakis, Spiridon Nikolaidis, Stilianos Siskos: A Novel FPGA Architecture and an Integrated Framework of CAD Tools for Implementing Applications. IEICE Transactions 88-D(7): 1369-1380 (2005)
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVasilios Kalenteridis, Haroula Pournara, K. Siozios, Konstantinos Tatas, Nikolaos Vassiliadis, Ilias Pappas, George Koutroumpezis, Spiridon Nikolaidis, Stilianos Siskos, D. J. Soudris: A complete platform and toolset for system implementation on fine-grain reconfigurable hardware. Microprocessors and Microsystems 29(6): 247-259 (2005)
2004
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVasilios Kalenteridis, Haroula Pournara, K. Siozios, Konstantinos Tatas, George Koutroumpezis, Ilias Pappas, Spiridon Nikolaidis, Stilianos Siskos, D. J. Soudris, Adonios Thanailakis: An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development. IPDPS 2004

Coauthor Index

1Alexios N. Birbas [6]
2C. A. Dimitriadis (Charalambos A. Dimitriadis) [5]
3Alkis A. Hatzopoulos [5]
4George Koutroumpezis [1] [2] [3] [4]
5Sotiris Koutsomitsos [6]
6F. Liakou [6]
7L. Nalpantidis [5]
8Spiridon Nikolaidis [1] [2] [3] [4]
9V. Panagiotopoulos [6]
10Ilias Pappas [1] [2] [3] [4] [5]
11Fotis Plessas [6]
12Haroula Pournara [1] [2] [3] [4]
13Kostas Siozios (K. Siozios) [1] [2] [3] [4]
14Stilianos Siskos (Stylianos Siskos, Stelios Siskos) [1] [2] [3] [4] [5] [6]
15Dimitrios Soudris (D. J. Soudris) [1] [2] [3] [4]
16George Souliotis [6]
17Konstantinos Tatas (K. Tatas) [1] [2] [3] [4]
18Adonios Thanailakis (Antonios Thanailakis) [1] [3] [4]
19Nikolaos Vassiliadis [2] [3] [4]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page