![]() | ![]() |
| 1993 | ||
|---|---|---|
| 2 | Donald A. Joy, Maciej J. Ciesielski: Clock period minimization with wave pipelining. IEEE Trans. on CAD of Integrated Circuits and Systems 12(4): 461-472 (1993) | |
| 1991 | ||
| 1 | Donald A. Joy, Maciej J. Ciesielski: Placement for Clock Period Minimization With Multiple Wave Propagation. DAC 1991: 640-643 | |
| 1 | Maciej J. Ciesielski | [1] [2] |
Data released under the ODC-BY 1.0 license — See also our legal information page