dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Slavisa Jovanovic Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSlavisa Jovanovic, Camel Tanougast, Serge Weber, Christophe Bobda: A new deadlock-free fault-tolerant routing algorithm for NoC interconnections. FPL 2009: 326-331
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSlavisa Jovanovic, Camel Tanougast, Christophe Bobda, Serge Weber: CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAs. Microprocessors and Microsystems - Embedded Hardware Design 33(1): 24-36 (2009)
2008
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSlavisa Jovanovic, Camel Tanougast, Serge Weber: A New Self-Managing Hardware Design Approach for FPGA-based Reconfigurable Systems. ARC 2008: 159-170
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSlavisa Jovanovic, Camel Tanougast, Serge Weber: A new high-performance scalable dynamic interconnection for FPGA-based reconfigurable systems. ASAP 2008: 61-66
2007
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSlavisa Jovanovic, Camel Tanougast, Serge Weber: A Hardware Preemptive Multitasking Mechanism Based on Scan-path Register Structure for FPGA-based Reconfigurable Systems. AHS 2007: 358-364
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSlavisa Jovanovic, Camel Tanougast, Christophe Bobda, Serge Weber: CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs. FPL 2007: 753-756
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSlavisa Jovanovic, Camel Tanougast, Christophe Bobda, Serge Weber: A Dynamic Communication Structure for Dynamically Reconfigurable FPGAs. ReCoSoC 2007: 98-105

Coauthor Index

1Christophe Bobda [1] [2] [6] [7]
2Camel Tanougast [1] [2] [3] [4] [5] [6] [7]
3Serge Weber [1] [2] [3] [4] [5] [6] [7]

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page