Wu Jigang

Jigang Wu

	2011
53		Xuejun Li, Dalian Yang, Jigang Wu: SVM Optimization based on BFA and its Application in AE Rotor Crack Fault Diagnosis. JCP 6(10): 2084-2091 (2011)
52		Kuanfang He, Jigang Wu, Guangbin Wang: Time-Frequency Entropy Analysis of Alternating Current Square Wave Current Signal in Submerged Arc Welding. JCP 6(10): 2092-2097 (2011)
51		Jigang Wu, Song Jin, Haikun Ji, Thambipillai Srikanthan: Algorithm for Time-dependent Shortest Safe Path on Transportation Networks. Procedia CS 4: 958-966 (2011)
50		Xiongfei Liao, Wu Jigang, Thambipillai Srikanthan: A Modular Simulator Framework for Network-on-Chip Based Manycore Chips Using UNISIM. T. HiPEAC 4: 234-253 (2011)
	2010
49		Wu Jigang, Thambipillai Srikanthan, Guang Chen: Algorithmic Aspects of Hardware/Software Partitioning: 1D Search Algorithms. IEEE Trans. Computers 59(4): 532-544 (2010)
48		Jigang Wu, Thambipillai Srikanthan, Xiaogang Han: Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays. IEEE Trans. VLSI Syst. 18(2): 315-319 (2010)
47		Amit Kumar Singh, Thambipillai Srikanthan, Akash Kumar, Wu Jigang: Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. Journal of Systems Architecture - Embedded Systems Design 56(7): 242-255 (2010)
46		Tao Li, Wu Jigang, Siew Kei Lam, Thambipillai Srikanthan, Xicheng Lu: Selecting profitable custom instructions for reconfigurable processors. Journal of Systems Architecture - Embedded Systems Design 56(8): 340-351 (2010)
45		Jigang Wu, Thambipillai Srikanthan, Ting Lei: Efficient heuristic algorithms for path-based hardware/software partitioning. Mathematical and Computer Modelling 51(7-8): 974-984 (2010)
44		Amit Kumar Singh, Wu Jigang, Akash Kumar, Thambipillai Srikanthan: Run-time mapping of multiple communicating tasks on MPSoC platforms. Procedia CS 1(1): 1019-1026 (2010)
	2009
43		Wu Jigang, Ting Lei, Thambipillai Srikanthan: Efficient Approximate Algorithm for Hardware/Software Partitioning. ACIS-ICIS 2009: 261-265
42		Tao Li, Wu Jigang, Siew Kei Lam, Thambipillai Srikanthan, Xicheng Lu: Efficient Heuristic Algorithm for Rapid Custom-Instruction Selection. ACIS-ICIS 2009: 266-270
41		Wu Jigang, Baofang Chang, Thambipillai Srikanthan: A Hybrid Branch-and-Bound Strategy for Hardware/Software Partitioning. ACIS-ICIS 2009: 641-644
40		Tao Li, Zhigang Sun, Wu Jigang, Xicheng Lu: Fast enumeration of maximal valid subgraphs for custom-instruction identification. CASES 2009: 29-36
39		Amit Kumar Singh, Wu Jigang, Alok Prakash, Thambipillai Srikanthan: Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms. DSD 2009: 133-140
38		Amit Kumar Singh, Wu Jigang, Alok Prakash, Thambipillai Srikanthan: Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms. IEEE International Workshop on Rapid System Prototyping 2009: 55-60
37		Jigang Wu, Thambipillai Srikanthan, Kai Wang: Minimizing interconnect length on reconfigurable meshes. Frontiers of Computer Science in China 3(3): 315-321 (2009)
36		Siew Kei Lam, Huang Fan, Thambipillai Srikanthan, Wu Jigang: Run-time management of custom instructions on a partially reconfigurable architecture. IJICT 2(1/2): 50-59 (2009)
	2008
35		Abhijit Ray, Wu Jigang, Thambipillai Srikanthan: Performance Estimation: IPC. ICYCS 2008: 189-193
34		Wu Jigang, Thambipillai Srikanthan, Kai Wang: Finding minimum interconnect sub-arrays in reconfigurable VLSI arrays. ISCAS 2008: 1352-1355
33		Xiongfei Liao, Wu Jigang, Thambipillai Srikanthan: A temperature-aware virtual submesh allocation scheme for noc-based manycore chips. SPAA 2008: 182-184
32		Wu Jigang, Thambipillai Srikanthan, Tao Jiao: Algorithmic aspects for functional partitioning and scheduling in hardware/software co-design. Design Autom. for Emb. Sys. 12(4): 345-375 (2008)
31		Jigang Wu, Thambipillai Srikanthan, Guang-Wei Zou: New Model and Algorithm for Hardware/Software Partitioning. J. Comput. Sci. Technol. 23(4): 644-651 (2008)
30		Jigang Wu, Thambipillai Srikanthan, Chengbin Yan: Algorithmic aspects for power-efficient hardware/software partitioning. Mathematics and Computers in Simulation 79(4): 1204-1215 (2008)
	2007
29		Xiongfei Liao, Wu Jigang, Thambipillai Srikanthan: Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multiprocessors. ASAP 2007: 228-233
28		Wu Jigang, Thambipillai Srikanthan, Guang Chen: One-dimensional Search Algorithms for Hardware/Software Partitioning. MEMOCODE 2007: 149-158
27		Wu Jigang, Thambipillai Srikanthan, Xiaodong Wang: Integrated Row and Column Rerouting for Reconfiguration of VLSI Arrays with Four-Port Switches. IEEE Trans. Computers 56(10): 1387-1400 (2007)
	2006
26		Wu Jigang, Thambipillai Srikanthan, Xiaodong Wang: New Reconfiguration Algorithm for Degradable VLSI Arrays. APCCAS 2006: 1152-1155
25		Wu Jigang, Thambipillai Srikanthan: Efficient Algorithms for Hardware/Software Partitioning to Minimize Hardware Area. APCCAS 2006: 1875-1878
24		Leipo Yan, Siew Kei Lam, Thambipillai Srikanthan, Wu Jigang: Energy Efficient Cache Tuning with Performance Bound. DELTA 2006: 97-100
23		Wu Jigang, Thambipillai Srikanthan: Reconfiguration Algorithms for Power Efficient VLSI Subarrays with Four-Port Switches. IEEE Trans. Computers 55(3): 243-253 (2006)
22		Wu Jigang, Thambipillai Srikanthan: Low-complex dynamic programming algorithm for hardware/software partitioning. Inf. Process. Lett. 98(2): 41-46 (2006)
21		Wu Jigang, Thambipillai Srikanthan: An efficient algorithm for the collapsing knapsack problem. Inf. Sci. 176(12): 1739-1751 (2006)
20		Wu Jigang, Thambipillai Srikanthan: Algorithmic aspects of area-efficient hardware/software partitioning. The Journal of Supercomputing 38(3): 223-235 (2006)
	2005
19		Wu Jigang, Thambipillai Srikanthan, Chengbin Yan: Minimizing Power in Hardware/Software Partitioning. Asia-Pacific Computer Systems Architecture Conference 2005: 580-588
18		Wu Jigang, Thambipillai Srikanthan, Heiko Schröder: Efficient Techniques and Hardware Analysis for Mesh-Connected Processors. ICA3PP 2005: 442-446
17		Abhijit Ray, Thambipillai Srikanthan, Wu Jigang: Practical Techniques for Performance Estimation of Processors. IWSOC 2005: 308-311
16		Wu Jigang, Thambipillai Srikanthan, Heiko Schröder: Efficient reconfigurable techniques for VLSI arrays with 6-port switches. IEEE Trans. VLSI Syst. 13(8): 976-979 (2005)
15		Wu Jigang, Thambipillai Srikanthan: Power Efficient Sub-Array in Reconfigurable VLSI Meshes. J. Comput. Sci. Technol. 20(5): 647-653 (2005)
	2004
14		Wu Jigang, Thambipillai Srikanthan: Finding High Performance Solution in Reconfigurable Mesh-Connected VLSI Arrays. Asia-Pacific Computer Systems Architecture Conference 2004: 440-448
13		Wu Jigang, Thambipillai Srikanthan: Fast reconfiguring mesh-connected VLSI arrays. ISCAS (2) 2004: 949-952
12		Abhijit Ray, Wu Jigang, Thambipillai Srikanthan: Knapsack Model and Algorithm for HW/SW Partitioning Problem. International Conference on Computational Science 2004: 200-205
11		Abhijit Ray, Wu Jigang, Thambipillai Srikanthan: Knapsack Model and Algorithm for Hardware/Software Partitioning Problem. Computers and Artificial Intelligence 23(5): 557-569 (2004)
10		Wu Jigang, Thambipillai Srikanthan: An efficient data structure for branch-and-bound algorithm. Inf. Sci. 167(1-4): 233-237 (2004)
	2003
9		Wu Jigang, Thambipillai Srikanthan, Chandni R. Patel: A Low Power Algorithm for Reconfigurable VLSI/WSI Arrays. Embedded Systems and Applications 2003: 237-242
8		Wu Jigang, Thambipillai Srikanthan: Partial rerouting algorithm for reconfigurable VLSI arrays. ISCAS (5) 2003: 641-644
7		Wu Jigang, Thambipillai Srikanthan: On the Reconfiguration Algorithm for Fault-Tolerant VLSI Arrays. International Conference on Computational Science 2003: 360-366
6		Wu Jigang, Thambipillai Srikanthan: A Run-time Reconfiguration Algorithm for VLSI Arrays. VLSI Design 2003: 567-572
5		Wu Jigang, Thambipillai Srikanthan: An improved reconfiguration algorithm for degradable VLSI/WSI arrays. Journal of Systems Architecture 49(1-2): 23-31 (2003)
	2002
4		Wu Jigang, Heiko Schröder, Thambipillai Srikanthan: New Architecture and Algorithms for Degradable VLSI/WSI Arrays. COCOON 2002: 181-190
	2001
3		Wu Jigang, Lei Yunfei, Heiko Schröder: A Minimal Reduction Approach for the Collapsing Knapsack Problem. Computers and Artificial Intelligence 20(4): (2001)
	2000
2		Wu Jigang, Yongchang Ji, Guoliang Chen: An Optimal Online Algorithm for Halfplane Intersection. J. Comput. Sci. Technol. 15(3): 295-299 (2000)
	1994
1		Jigang Wu, Hong Zhu: The least basic operations on heap and improved heapsort. J. Comput. Sci. Technol. 9(3): 261-266 (1994)

Coauthor Index

1	Baofang Chang	[41]
2	Guang Chen	[28] [49]
3	Guoliang Chen	[2]
4	Huang Fan	[36]
5	Xiaogang Han	[48]
6	Kuanfang He	[52]
7	Haikun Ji	[51]
8	Yongchang Ji	[2]
9	Tao Jiao	[32]
10	Song Jin	[51]
11	Akash Kumar	[44] [47]
12	Siew Kei Lam	[24] [36] [42] [46]
13	Ting Lei	[43] [45]
14	Tao Li	[40] [42] [46]
15	Xuejun Li	[53]
16	Xiongfei Liao	[29] [33] [50]
17	Xicheng Lu	[40] [42] [46]
18	Chandni R. Patel	[9]
19	Alok Prakash	[38] [39]
20	Abhijit Ray	[11] [12] [17] [35]
21	Heiko Schröder	[3] [4] [16] [18]
22	Amit Kumar Singh	[38] [39] [44] [47]
23	Thambipillai Srikanthan	[4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] [51]
24	Zhigang Sun	[40]
25	Guangbin Wang	[52]
26	Kai Wang	[34] [37]
27	Xiaodong Wang	[26] [27]
28	Chengbin Yan	[19] [30]
29	Leipo Yan	[24]
30	Dalian Yang	[53]
31	Lei Yunfei	[3]
32	Hong Zhu	[1]
33	Guang-Wei Zou	[31]

Colors in the list of coauthors

Last update Sun Feb 12 22:50:56 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page