Weirong Jiang

	2011
36		Hoang Le, Weirong Jiang, Viktor K. Prasanna: Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression. FCCM 2011: 242-249
35		Thilan Ganegedara, Weirong Jiang, Viktor K. Prasanna: Multiroot: Towards Memory-Efficient Router Virtualization. ICC 2011: 1-5
34		Yaxuan Qi, Kai Wang, Jeffrey Fong, Yibo Xue, Jun Li, Weirong Jiang, Viktor K. Prasanna: FEACAN: Front-end acceleration for content-aware network processing. INFOCOM 2011: 2114-2122
33		Wei Jian, Yufeng Chen, Weirong Jiang, Zhengtao Xiang, Yubing Jian: An Improved Information Feedback Strategy for Symmetrical Two-Route Traffic Flow Model. UKSim 2011: 382-386
32		Weirong Jiang, Hoang Le, Viktor K. Prasanna: Bidirectional Pipelining for Scalable IP Lookup and Packet Classification CoRR abs/1107.5372: (2011)
31		Shuping Liu, Shushan Zhao, Weirong Jiang: A Framework for Security-Enhanced Peer-to-Peer Applications in Mobile Cellular Networks. IJCNS 4(7): 456-463 (2011)
	2010
30		Weirong Jiang, Viktor K. Prasanna, Norio Yamagaki: Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA. FPL 2010: 394-399
29		Weirong Jiang, Maya Gokhale: Real-Time Classification of Multimedia Traffic Using FPGA. FPL 2010: 56-63
28		Yaxuan Qi, Jeffrey Fong, Weirong Jiang, Bo Xu, Jun Li, Viktor K. Prasanna: Multi-dimensional packet classification on FPGA: 100 Gbps and beyond. FPT 2010: 241-248
27		Qingbo Wang, Weirong Jiang, Yinglong Xia, Viktor K. Prasanna: A message-passing multi-softcore architecture on FPGA for Breadth-first Search. FPT 2010: 70-77
26		Weirong Jiang, Viktor K. Prasanna: Architecture-aware data structure optimization for green IP lookup. HPSR 2010: 113-118
25		Thilan Ganegedara, Weirong Jiang, Viktor K. Prasanna: FRuG: A benchmark for packet forwarding in future networks. IPCCC 2010: 231-238
24		Weirong Jiang, Yi-Hua Edward Yang, Viktor K. Prasanna: Scalable multi-pipeline architecture for high performance multi-pattern string matching. IPDPS 2010: 1-12
	2009
23		Weirong Jiang, Viktor K. Prasanna: A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification. ASAP 2009: 24-31
22		Yun Zhu, Weirong Jiang: Load-aware bidirectional pipeline construction for terabit IP forwarding. CISS 2009: 701-706
21		Weirong Jiang, Viktor K. Prasanna: Large-scale wire-speed packet classification on FPGAs. FPGA 2009: 219-228
20		Weirong Jiang, Viktor K. Prasanna: Energy-Efficient Multi-Pipeline Architecture for Terabit Packet Classification. GLOBECOM 2009: 1-6
19		Weirong Jiang, Viktor K. Prasanna: Scalable Packet Classification: Cutting or Merging? ICCCN 2009: 1-6
18		Weirong Jiang, Viktor K. Prasanna: Reducing dynamic power dissipation in pipelined forwarding engines. ICCD 2009: 144-149
17		Yufeng Chen, Zhengtao Xiang, Wei Jian, Weirong Jiang: A Cross-Layer AOMDV Routing Protocol for V2V Communication in Urban VANET. MSN 2009: 353-359
16		Weirong Jiang, Viktor K. Prasanna: Field-split parallel architecture for high performance multi-match packet classification using FPGAs. SPAA 2009: 188-196
15		Weirong Jiang, Viktor K. Prasanna: Sequence-preserving parallel IP lookup using multiple SRAM-based pipelines. J. Parallel Distrib. Comput. 69(9): 778-789 (2009)
	2008
14		Yi-Hua E. Yang, Weirong Jiang, Viktor K. Prasanna: Compact architecture for high-throughput regular expression matching on FPGA. ANCS 2008: 30-39
13		Weirong Jiang, Viktor K. Prasanna: Multi-terabit ip lookup using parallel bidirectional pipelines. Conf. Computing Frontiers 2008: 241-250
12		Hoang Le, Weirong Jiang, Viktor K. Prasanna: A SRAM-based Architecture for Trie-based IP Lookup Using FPGA. FCCM 2008: 33-42
11		Hoang Le, Weirong Jiang, Viktor K. Prasanna: Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA. FPL 2008: 137-142
10		Weirong Jiang, Viktor K. Prasanna: Multi-Way Pipelining for Power-Efficient IP Lookup. GLOBECOM 2008: 2339-243
9		Weirong Jiang, Qingbo Wang, Viktor K. Prasanna: Beyond TCAMs: An SRAM-Based Parallel Multi-Pipeline Architecture for Terabit IP Lookup. INFOCOM 2008: 1786-1794
8		Weirong Jiang, Viktor K. Prasanna: Towards Green Routers: Depth-Bounded Multi-Pipeline Architecture for Power-Efficient IP Lookup. IPCCC 2008: 185-192
7		Weirong Jiang, Viktor K. Prasanna: Parallel IP lookup using multiple SRAM-based pipelines. IPDPS 2008: 1-14
	2007
6		Weirong Jiang, Viktor K. Prasanna: A Memory-Balanced Linear Pipeline Architecture for Trie-based IP Lookup. Hot Interconnects 2007: 83-90
5		Zhiming Zhang, Weirong Jiang, Yibo Xue: A Trust Model Based Cooperation Enforcement Mechanism in Mesh Networks. ICN 2007: 28
4		Weirong Jiang, Yun Zhu, Zhiming Zhang: Routing Overhead Minimization in Large-Scale Wireless Mesh Networks. VTC Spring 2007: 1270-1274
3		Weirong Jiang, Zhiming Zhang, Xiaofeng Zhong: High Throughput Routing in Large-Scale Multi-Radio Wireless Mesh Networks. WCNC 2007: 3598-3602
	2006
2		Weirong Jiang, Chao Zhang: A portable real-time emulator for testing multi-radio MANETs. IPDPS 2006
	2005
1		Weirong Jiang: Data Structure Optimization of AS_PATH in BGP. ICCNMC 2005: 781-788

Coauthor Index

1	Yufeng Chen	[17] [33]
2	Jeffrey Fong	[28] [34]
3	Thilan Ganegedara	[25] [35]
4	Maya Gokhale	[29]
5	Wei Jian	[17] [33]
6	Yubing Jian	[33]
7	Hoang Le	[11] [12] [32] [36]
8	Jun Li	[28] [34]
9	Shuping Liu	[31]
10	Viktor K. Prasanna (V. K. Prasanna Kumar)	[6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [18] [19] [20] [21] [23] [24] [25] [26] [27] [28] [30] [32] [34] [35] [36]
11	Yaxuan Qi	[28] [34]
12	Kai Wang	[34]
13	Qingbo Wang	[9] [27]
14	Yinglong Xia	[27]
15	Zhengtao Xiang	[17] [33]
16	Bo Xu	[28]
17	Yibo Xue	[5] [34]
18	Norio Yamagaki	[30]
19	Yi-Hua Edward Yang (Yi-Hua E. Yang)	[14] [24]
20	Chao Zhang	[2]
21	Zhiming Zhang	[3] [4] [5]
22	Shushan Zhao	[31]
23	Xiaofeng Zhong	[3]
24	Yun Zhu	[4] [22]

Colors in the list of coauthors

Last update Fri Jun 1 15:44:53 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page