Gert Jervan

	2011
15		Mihkel Tagel, Peeter Ellervee, Thorsten Hollstein, Gert Jervan: Communication modelling and synthesis for NoC-based systems with real-time constraints. DDECS 2011: 237-242
	2010
14		Peeter Ellervee, Gert Jervan: Guest Editorial. Microprocessors and Microsystems - Embedded Hardware Design 34(5): 117 (2010)
	2008
13		Raimund Ubar, Sergei Devadze, Maksim Jenihhin, Jaan Raik, Gert Jervan, Peeter Ellervee: Hierarchical Calculation of Malicious Faults for Evaluating the Fault-Tolerance. DELTA 2008: 222-227
12		Gert Jervan, Elmet Orasson, Helena Kruus, Raimund Ubar: Hybrid BIST optimization using reseeding and test set compaction. Microprocessors and Microsystems - Embedded Hardware Design 32(5-6): 254-262 (2008)
	2007
11		Gert Jervan, Elmet Orasson, Helena Kruus, Raimund Ubar: Hybrid BIST Optimization Using Reseeding and Test Set Compaction. DSD 2007: 596-603
10		Gert Jervan, Helena Kruus, Elmet Orasson, Raimund Ubar: Optimization of Memory-Constrained Hybrid BIST for Testing Core-Based Systems. SIES 2007: 71-77
	2006
9		Gert Jervan, Anton Arhipov, Peeter Ellervee: Work in Progress: FPGA Based Emulation Environment. ReCoSoC 2006: 146-151
8		Gert Jervan, Petru Eles, Zebo Peng, Raimund Ubar, Maksim Jenihhin: Test Time Minimization for Hybrid BIST of Core-Based Systems. J. Comput. Sci. Technol. 21(6): 907-912 (2006)
	2005
7		Zhiyuan He, Gert Jervan, Zebo Peng, Petru Eles: Power-Constrained Hybrid BIST Test Scheduling in an Abort-on-First-Fail Test Environment. DSD 2005: 83-87
	2004
6		Zhiyuan He, Gert Jervan, Zebo Peng, Petru Eles: Hybrid BIST Test Scheduling Based on Defect Probabilities. Asian Test Symposium 2004: 230-235
	2003
5		Gert Jervan, Petru Eles, Zebo Peng, Raimund Ubar, Maksim Jenihhin: Test Time Minimization for Hybrid BIST of Core-Based Systems. Asian Test Symposium 2003: 318-325
4		Gert Jervan, Petru Eles, Zebo Peng, Raimund Ubar, Maksim Jenihhin: Hybrid BIST Time Minimization for Core-Based Systems with STUMPS Architecture. DFT 2003: 225-
	2002
3		Gert Jervan, Zebo Peng, Raimund Ubar, Helena Kruus: A Hybrid BIST Architecture and Its Optimization for SoC Testing. ISQED 2002: 273-279
	2001
2		Elmet Orasson, Rein Raidma, Raimund Ubar, Gert Jervan, Zebo Peng: Fast Test Cost Calculation for Hybrid BIST in Digital Systems. DSD 2001: 318-325
	2000
1		Gert Jervan, Zebo Peng, Raimund Ubar: Test Cost Minimization for Hybrid Bist. DFT 2000: 283-291

Coauthor Index

1	Anton Arhipov	[9]
2	Sergei Devadze	[13]
3	Petru Eles	[4] [5] [6] [7] [8]
4	Peeter Ellervee	[9] [13] [14] [15]
5	Zhiyuan He	[6] [7]
6	Thorsten Hollstein	[15]
7	Maksim Jenihhin	[4] [5] [8] [13]
8	Helena Kruus	[3] [10] [11] [12]
9	Elmet Orasson	[2] [10] [11] [12]
10	Zebo Peng	[1] [2] [3] [4] [5] [6] [7] [8]
11	Rein Raidma	[2]
12	Jaan Raik	[13]
13	Mihkel Tagel	[15]
14	Raimund Ubar	[1] [2] [3] [4] [5] [8] [10] [11] [12] [13]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page