dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Kjell O. Jeppson Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2008
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDaniel A. Andersson, Simon Kristiansson, Lars J. Svensson, Per Larsson-Edefors, Kjell O. Jeppson: Noise Interaction Between Power Distribution Grids and Substrate. ISQED 2008: 84-89
2007
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRashid Farivar, Simon Kristiansson, Fredrik Ingvarson, Kjell O. Jeppson: Evaluation of using active circuitry for substrate noise suppression. ACM Great Lakes Symposium on VLSI 2007: 449-452
2006
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSimon Kristiansson, Fredrik Ingvarson, Kjell O. Jeppson: Properties and modeling of ground structures for reducing substrate noise coupling in ICs. ISCAS 2006
1993
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNils Hedenstierna, Kjell O. Jeppson: Comments on `A module generator for optimized CMOS buffers'. IEEE Trans. on CAD of Integrated Circuits and Systems 12(1): 180-181 (1993)
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKjell O. Jeppson, Sven Christensson, Nils Hedenstierna: Formal definitions of edge-based geometric design rules. IEEE Trans. on CAD of Integrated Circuits and Systems 12(1): 59-69 (1993)
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNils Hedenstierna, Kjell O. Jeppson: The halo algorithm-an algorithm for hierarchical design of rule checking of VLSI circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 12(2): 265-272 (1993)
1989
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNils Hedenstierna, Kjell O. Jeppson: The Use of Inverse Layout Trees for Hierarchical Design Rule Checking. DAC 1989: 508-512
1987
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNils Hedenstierna, Kjell O. Jeppson: CMOS Circuit Speed and Buffer Optimization. IEEE Trans. on CAD of Integrated Circuits and Systems 6(2): 270-281 (1987)

Coauthor Index

1Daniel A. Andersson [8]
2Sven Christensson [4]
3Rashid Farivar [7]
4Nils Hedenstierna [1] [2] [3] [4] [5]
5Fredrik Ingvarson [6] [7]
6Simon Kristiansson [6] [7] [8]
7Per Larsson-Edefors [8]
8Lars J. Svensson [8]

Colors in the list of coauthors

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page