Poul Martin Rands Jensen

	1993
2		Poul Martin Rands Jensen: An ASIC array architecture for the DITPOS algorithm. VLSI 1993: 73-82
	1991
1		Anders Færgemand Nielsen, Poul Martin Rands Jensen, Kallol Kumar Bagchi, Ole Olsen: Comparing Transformation Schemes for VLSI Array Processor Design - A Case Study. VLSI 1991: 367-376

Coauthor Index

1	Kallol Kumar Bagchi	[1]
2	Anders Færgemand Nielsen	[1]
3	Ole Olsen	[1]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page