 | 2011 |
|---|
| 5 |       | Volnei A. Pedroni,
Ricardo P. Jasinski,
Ricardo U. Pedroni:
A very efficient single-iteration oldest-out data sorter.
ISCAS 2011: 2141-2144 |
| 2010 |
|---|
| 4 | | Rui A. L. de Cristo,
Ricardo P. Jasinski,
Volnei A. Pedroni:
Analysis and Preliminary Measurements of Radiated Emissions in an Asynchronous Circuit versus its Synchronous Counterpart.
ReConFig 2010: 127-131 |
| 3 | | Ricardo P. Jasinski,
Volnei A. Pedroni,
Antonio Gortan,
Walter Godoy Jr.:
An Improved GF(2) Matrix Inverter with Linear Time Complexity.
ReConFig 2010: 322-327 |
| 2007 |
|---|
| 2 | | Ricardo P. Jasinski:
Fault-Tolerance Techniques for SRAM-Based FPGAs.
Comput. J. 50(2): 248 (2007) |
| 2004 |
|---|
| 1 | | Fabio Sousa,
Volker Mauer,
Neimar Duarte,
Ricardo P. Jasinski,
Volnei A. Pedroni:
Taking advantage of LVDS input buffers to implement sigma-delta A/D converters in FPGAs.
ISCAS (1) 2004: 1088-1091 |
Data released under the ODC-BY 1.0 license — See also our legal information page