Andhi Janapsatya

	2010
12		Mohammad Shihabul Haque, Jorgen Peddersen, Andhi Janapsatya, Sri Parameswaran: SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy. DAC 2010: 356-361
11		Haris Javaid, Andhi Janapsatya, Mohammad Shihabul Haque, Sri Parameswaran: Rapid runtime estimation methods for pipelined MPSoCs. DATE 2010: 363-368
10		Mohammad Shihabul Haque, Jorgen Peddersen, Andhi Janapsatya, Sri Parameswaran: DEW: A fast level 1 cache simulation approach for embedded processors with FIFO replacement policy. DATE 2010: 496-501
9		Andhi Janapsatya, Aleksandar Ignjatovic, Jorgen Peddersen, Sri Parameswaran: Dueling CLOCK: Adaptive cache replacement policy based on the CLOCK algorithm. DATE 2010: 920-925
	2009
8		Andhi Janapsatya, Sri Parameswaran, Aleksandar Ignjatovic: HitME: low power Hit MEmory buffer for embedded systems. ASP-DAC 2009: 335-340
7		Mohammad Shihabul Haque, Andhi Janapsatya, Sri Parameswaran: SuSeSim: a fast simulation strategy to find optimal L1 cache configuration for embedded systems. CODES+ISSS 2009: 295-304
	2007
6		Andhi Janapsatya, Aleksandar Ignjatovic, Sri Parameswaran, Jörg Henkel: Instruction trace compression for rapid instruction cache simulation. DATE 2007: 803-808
	2006
5		Andhi Janapsatya, Aleksandar Ignjatovic, Sri Parameswaran: A novel instruction scratchpad memory optimization method based on concomitance metric. ASP-DAC 2006: 612-617
4		Andhi Janapsatya, Aleksandar Ignjatovic, Sri Parameswaran: Finding optimal L1 cache configuration for embedded systems. ASP-DAC 2006: 796-801
3		Andhi Janapsatya, Aleksandar Ignjatovic, Sri Parameswaran: Exploiting statistical information for implementation of instruction scratchpad memory in embedded system. IEEE Trans. VLSI Syst. 14(8): 816-829 (2006)
	2005
2		Jorgen Peddersen, Seng Lin Shee, Andhi Janapsatya, Sri Parameswaran: Rapid Embedded Hardware/Software System Generation. VLSI Design 2005: 111-116
	2004
1		Andhi Janapsatya, Sri Parameswaran, Aleksandar Ignjatovic: Hardware/software managed scratchpad memory for embedded system. ICCAD 2004: 370-377

Coauthor Index

1	Mohammad Shihabul Haque	[7] [10] [11] [12]
2	Jörg Henkel	[6]
3	Aleksandar Ignjatovic	[1] [3] [4] [5] [6] [8] [9]
4	Haris Javaid	[11]
5	Sri Parameswaran	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
6	Jorgen Peddersen	[2] [9] [10] [12]
7	Seng Lin Shee	[2]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page