![]() | ![]() |
| 2011 | ||
|---|---|---|
| 41 | Masayuki Arai, Kazuhiko Iwasaki: Area-Per-Yield and Defect Level of Cascaded TMR for Pipelined Processors. PRDC 2011: 264-271 | |
| 2010 | ||
| 40 | Takahiko Ikeda, Mamoru Ohara, Satoshi Fukumoto, Masayuki Arai, Kazuhiko Iwasaki: A Distributed Data Replication Protocol for File Versioning with Optimal Node Assignments. PRDC 2010: 117-124 | |
| 39 | Masayuki Arai, Tatsuro Endo, Kazuhiko Iwasaki, Michinobu Nakao, Iwao Suzuki: Reduction of Area per Good Die for SoC Memory Built-In Self-Test. IEICE Transactions 93-A(12): 2463-2471 (2010) | |
| 38 | Anis Uzzaman, Brion L. Keller, Brian Foutz, Sandeep Bhatia, Thomas Bartenstein, Masayuki Arai, Kazuhiko Iwasaki: Reduction of Test Data Volume and Improvement of Diagnosability Using Hybrid Compression. IEICE Transactions 93-D(1): 17-23 (2010) | |
| 2009 | ||
| 37 | Masayuki Arai, Akifumi Suto, Kazuhiko Iwasaki, Katsuyuki Nakano, Michihiro Shintani, Kazumi Hatayama, Takashi Aikyo: Small Delay Fault Model for Intra-Gate Resistive Open Defects. VTS 2009: 27-32 | |
| 36 | Anis Uzzaman, Brion L. Keller, Thomas J. Snethen, Kazuhiko Iwasaki, Masayuki Arai: Automatic Handling of Programmable On-Product Clock Generation (OPCG) Circuitry for Low Power Aware Delay Test. J. Low Power Electronics 5(4): 520-528 (2009) | |
| 2008 | ||
| 35 | Masayuki Arai, Kazuhiko Iwasaki, Michinobu Nakao, Iwao Suzuki: Hardware Overhead Reduction for Memory BIST. ITC 2008: 1 | |
| 34 | Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Study on Expansion of Convolutional Compactors over Galois Field. IEICE Transactions 91-D(3): 706-712 (2008) | |
| 33 | Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Study on Test Data Reduction Combining Illinois Scan and Bit Flipping. IEICE Transactions 91-D(3): 720-725 (2008) | |
| 32 | Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki, Tatsuru Matsuo, Takahisa Hiraide, Hideaki Konishi, Michiaki Emori, Takashi Aikyo: Test Data Compression for Scan-Based BIST Aiming at 100x Compression Rate. IEICE Transactions 91-D(3): 726-735 (2008) | |
| 31 | Tabito Suzuki, Mamoru Ohara, Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Analysis of Probabilistic Trapezoid Protocol for Data Replication. JIP 16: 50-63 (2008) | |
| 30 | Masayuki Sato, Hiroki Wakamatsu, Masayuki Arai, Kenichi Ichino, Kazuhiko Iwasaki, Takeshi Asakawa: Tester Structure Expression Language and Its Application to the Environment for VLSI Tester Program Development. JIPS 4(4): 121-132 (2008) | |
| 2006 | ||
| 29 | Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki, Tatsuru Matsuo, Takahisa Hiraide, Hideaki Konishi, Michiaki Emori, Takashi Aikyo: Test Data Compression of 100x for Scan-Based BIST. ITC 2006: 1-10 | |
| 28 | Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Extension of coefficients for (n, k, m) convolutional-code-based packet loss recovery. Computers & Mathematics with Applications 51(2): 247-256 (2006) | |
| 27 | Mamoru Ohara, Ryo Suzuki, Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Analytical Model on Hybrid State Saving with a Limited Number of Checkpoints and Bound Rollbacks. IEICE Transactions 89-A(9): 2386-2395 (2006) | |
| 2005 | ||
| 26 | Tabito Suzuki, Mamoru Ohara, Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Analysis of Probabilistic Trapezoid Protocol for Data Replication. DSN 2005: 782-791 | |
| 25 | Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Analysis of error-masking and X-masking probabilities for convolutional compactors. ITC 2005: 10 | |
| 24 | Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Reliability Analysis of a Convolutional-Code-Based Packet Level FEC under Limited Buffer Size. IEICE Transactions 88-A(4): 1047-1054 (2005) | |
| 2004 | ||
| 23 | Masayuki Arai, Harunobu Kurokawa, Kenichi Ichino, Satoshi Fukumoto, Kazuhiko Iwasaki: Seed Selection Procedure for LFSR-Based BIST with Multiple Scan Chains and Phase Shifters. Asian Test Symposium 2004: 190-195 | |
| 22 | Mamoru Ohara, Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Finding a Recovery Line in Uncoordinated Checkpointing. ICDCS Workshops 2004: 628-633 | |
| 21 | Masayuki Arai, Tabito Suzuki, Mamoru Ohara, Satoshi Fukumoto, Kazuhiko Iwasaki, Hee Yong Youn: Analysis of Read and Write Availability for Generalized Hybrid Data Replication Protocol. PRDC 2004: 143-150 | |
| 20 | Kenichi Ichino, Ko-ichi Watanabe, Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki: Application of Partially Rotational Scan Technique with Tester IP for Processor Circuits. IEICE Transactions 87-D(3): 586-591 (2004) | |
| 19 | Yasuo Sato, Iwao Yamazaki, Hiroki Yamanaka, Toshio Ikeda, Masahiro Takakura, Kazuhiko Iwasaki: Technique to Diagnose Open Defects that Takes Coupling Effects into Consideration. IEICE Transactions 87-D(9): 2179-2185 (2004) | |
| 2003 | ||
| 18 | Yuki Yamagata, Kenichi Ichino, Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki, Masayuki Satoh, Hiroyuki Itabashi, Takashi Murai, Nobuyuki Otsuka: Implementation of Memory Tester Consisting of SRAM-Based Reconfigurable Cells. Asian Test Symposium 2003: 28-31 | |
| 17 | Takeshi Asakawa, Kazuhiko Iwasaki, Seiji Kajihara: BIST-oriented test pattern generator for detection of transition faults. Systems and Computers in Japan 34(3): 76-84 (2003) | |
| 2002 | ||
| 16 | Masayuki Arai, Hitoshi Kurosu, Mamoru Ohara, Ryo Suzuki, Satoshi Fukumoto, Kazuhiko Iwasaki: Experiment for High-Assurance Video Conference System over the Internet. HASE 2002: 137-142 | |
| 15 | Ryo Suzuki, Satoshi Fukumoto, Kazuhiko Iwasaki: Adaptive Checkpointing for Time Warp Technique with a Limited Number of Checkpoints. ICDCS Workshops 2002: 95-100 | |
| 14 | Masayuki Arai, Hitoshi Kurosu, Satoshi Fukumoto, Kazuhiko Iwasaki: Evaluation of Convolutional-Code-Based FEC under Limited Recovery Time and Its Application to Real-time Transmission. PRDC 2002: 239-246 | |
| 2001 | ||
| 13 | Kenichi Ichino, Takeshi Asakawa, Satoshi Fukumoto, Kazuhiko Iwasaki, Seiji Kajihara: Hybrid BIST Using Partially Rotational Scan. Asian Test Symposium 2001: 379-384 | |
| 12 | Masayuki Arai, Anna Yamamoto, Anna Yamaguchi, Satoshi Fukumoto, Kazuhiko Iwasaki: Analysis of Using Convolutional Codes to Recover Packet Losses over Burst Erasure Channels. PRDC 2001: 258-265 | |
| 11 | Takeshi Asakawa, Kazuhiko Iwasaki: Using ATPG vectors for BIST test pattern generator. Systems and Computers in Japan 32(11): 1-8 (2001) | |
| 2000 | ||
| 10 | Masayuki Arai, Anna Yamaguchi, Kazuhiko Iwasaki: Method to Recover Internet Packet Losses Using (n, n - 1, m) Convolutional Codes. DSN 2000: 382-389 | |
| 9 | Anna Yamaguchi, Masayuki Arai, Kazuhiko Iwasaki: Evaluation of multicast error recovery using convolutional codes. PRDC 2000: 37-44 | |
| 1999 | ||
| 8 | Masayuki Arai, Atsushi Chiba, Kazuhiko Iwasaki: Measurement and Modeling of Burst Packet Losses in Internet End-to-End Communications. PRDC 1999: 260-267 | |
| 1996 | ||
| 7 | Kazuhiko Iwasaki, Shigeo Nakamura: Aliasing Error for a Mask ROM Built-In Self-Test. IEEE Trans. Computers 45(3): 270-277 (1996) | |
| 1995 | ||
| 6 | Shou-ping Feng, Toru Fujiwara, Tadao Kasami, Kazuhiko Iwasaki: On the Maximum Value of Aliasing Probabilities for Single Input Signature Registers. IEEE Trans. Computers 44(11): 1265-1274 (1995) | |
| 1994 | ||
| 5 | Marius V. A. Hâncu, Kazuhiko Iwasaki, Yuji Sato, Mamoru Sugie: A Concurrent Test Architecture for Massively Parallel Computers and Its Error Detection Capability. IEEE Trans. Parallel Distrib. Syst. 5(11): 1169-1184 (1994) | |
| 1993 | ||
| 4 | Masakatu Morii, Kazuhiko Iwasaki: A Note on Aliasing Probability for Multiple Input Signature Analyzer. IEEE Trans. Computers 42(9): 1152 (1993) | |
| 1992 | ||
| 3 | Marius V. A. Hâncu, Kazuhiko Iwasaki, Yuji Sato, Mamoru Sugie: Experimental results on the error detection capability of a concurrent test architecture for massively-parallel computers. Parallel Computing 18(10): 1079-1103 (1992) | |
| 1991 | ||
| 2 | Marius V. A. Hâncu, Kazuhiko Iwasaki, Yuji Sato, Mamoru Sugie: A Concurrent Test Architecture for Massively-Parallel Computers and its Error Detection Capability. ITC 1991: 758-767 | |
| 1990 | ||
| 1 | Kazuhiko Iwasaki, Noboru Yamaguchi: Design of signature circuits based on weight distributions of error-correcting codes. ITC 1990: 779-785 | |
Colors in the list of coauthors
Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page