Niichi Itoh

	2005
1		Niichi Itoh, Yasumasa Tsukamoto, Takeshi Shibagaki, Koji Nii, Hidehiro Takata, Hiroshi Makino: A 32×24-bit multiplier-accumulator with advanced rectangular styled Wallace-tree structure. ISCAS (1) 2005: 73-76

Coauthor Index

1	Hiroshi Makino	[1]
2	Koji Nii	[1]
3	Takeshi Shibagaki	[1]
4	Hidehiro Takata	[1]
5	Yasumasa Tsukamoto	[1]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page