 | 2010 |
|---|
| 5 |       | Kiyoto Ito,
Makoto Saen,
Kenichi Osada,
Tomoyuki Kodama,
Hiroyuki Mizuno:
Hierarchical 3D interconnection architecture with tightly-coupled processor-memory integration.
3DIC 2010: 1-6 |
| 2009 |
|---|
| 4 | | Kazuhide Fujita,
Kiyoto Ito,
Tadashi Shibata:
A Single-motion-vector/Cycle-generation Optical Flow Processor Employing Directional-edge Histogram Matching.
ISCAS 2009: 3022-3025 |
| 3 | | Kiyoto Ito,
Benjamas Tongprasit,
Tadashi Shibata:
A Computational Digital Pixel Sensor Featuring Block-Readout Architecture for On-Chip Image Processing.
IEEE Trans. on Circuits and Systems 56-I(1): 114-123 (2009) |
| 2006 |
|---|
| 2 | | Kiyoto Ito,
Tadashi Shibata:
A time-domain gradient-detection architecture for VLSI analog motion sensors.
ISCAS 2006 |
| 2005 |
|---|
| 1 | | Benjamas Tongprasit,
Kiyoto Ito,
Tadashi Shibata:
A computational digital-pixel-sensor VLSI featuring block-readout architecture for pixel-parallel rank-order filtering.
ISCAS (3) 2005: 2389-2392 |
Data released under the ODC-BY 1.0 license — See also our legal information page