Mohamed Issad

	2011
5		Mohamed Issad, Mohamed Anane, Nadjia Anane: An optimised architecture for radix-2 Montgomery modular multiplication on FPGA. IJHPSA 3(4): 175-183 (2011)
	2009
4		Nadjia Anane, Mohamed Anane, Hamid Bessalah, Mohamed Issad, Khadidja Messaoudi: Hardware algorithm for variable precision multiplication on FPGA. AICCSA 2009: 845-848
3		Mohamed Anane, Nadjia Anane, Hamid Bessalah, Mohamed Issad: Reconfigurable architecture for elementary functions evaluation. AICCSA 2009: 853-856
	2008
2		F. Alim-Ferhat, Hamid Bessalah, Hassen Salhi, S. Seddiki, Mohamed Issad, O. Kerdjidj: WT-SOM network implementation on FPGA for the medical images compression. CSTST 2008: 464-468
1		Mohamed Anane, Hamid Bessalah, Mohamed Issad, Nadjia Anane, Hassen Salhi: Higher Radix and Redundancy Factor for Floating Point SRT Division. IEEE Trans. VLSI Syst. 16(6): 774-779 (2008)

Coauthor Index

1	F. Alim-Ferhat	[2]
2	Mohamed Anane	[1] [3] [4] [5]
3	Nadjia Anane	[1] [3] [4] [5]
4	Hamid Bessalah	[1] [2] [3] [4]
5	O. Kerdjidj	[2]
6	Khadidja Messaoudi	[4]
7	Hassen Salhi	[1] [2]
8	S. Seddiki	[2]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page