Masakatsu Ishizaki

	2011
8		Takeshi Kumaki, Tetsushi Koide, Hans Jürgen Mattausch, Masaharu Tagami, Masakatsu Ishizaki: Software-Based Parallel Cryptographic Solution with Massive-Parallel Memory-Embedded SIMD Matrix Architecture for Data-Storage Systems. IEICE Transactions 94-D(9): 1742-1754 (2011)
7		Takashi Kurafuji, Masaru Haraguchi, Masami Nakajima, Tetsu Nishijima, Tetsushi Tanizaki, Hiroyuki Yamasaki, Takeaki Sugimura, Yuta Imai, Masakatsu Ishizaki, Takeshi Kumaki, Kan Murata, Kanako Yoshida, Eisuke Shimomura, Hideyuki Noda, Yoshihiro Okuno, Shunsuke Kamijo, Tetsushi Koide, Hans Jürgen Mattausch, Kazutami Arimoto: A Scalable Massively Parallel Processor for Real-Time Image Processing. J. Solid-State Circuits 46(10): 2363-2373 (2011)
	2010
6		Takashi Kurafuji, Masaru Haraguchi, Masami Nakajima, Takayuki Gyohten, Tetsu Nishijima, Hiroyuki Yamasaki, Yuta Imai, Masakatsu Ishizaki, Takeshi Kumaki, Yoshihiro Okuno, Tetsushi Koide, Hans Jürgen Mattausch, Kazutami Arimoto: A scalable massively parallel processor for real-time image processing. ISSCC 2010: 334-335
	2008
5		Takeshi Kumaki, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Yasuto Kuroda, Takayuki Gyohten, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito: Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor. IEICE Transactions 91-C(9): 1409-1418 (2008)
	2007
4		Takeshi Kumaki, Yasuto Kuroda, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito: Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer. IEICE Transactions 90-D(1): 334-345 (2007)
3		Takeshi Kumaki, Yutaka Kono, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch: Scalable FPGA/ASIC Implementation Architecture for Parallel Table-Lookup-Coding Using Multi-Ported Content Addressable Memory. IEICE Transactions 90-D(1): 346-354 (2007)
2		Takeshi Kumaki, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Yasuto Kuroda, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito: Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor. IEICE Transactions 90-D(8): 1312-1315 (2007)
	2006
1		Takeshi Kumaki, Y. Kouno, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch: Application of Multi-ported CAM for Parallel Coding. APCCAS 2006: 1859-1862

Coauthor Index

1	Kazutami Arimoto	[2] [4] [5] [6] [7]
2	Katsumi Dosaka	[2] [4] [5]
3	Takayuki Gyohten	[5] [6]
4	Masaru Haraguchi	[6] [7]
5	Yuta Imai	[6] [7]
6	Shunsuke Kamijo	[7]
7	Tetsushi Koide	[1] [2] [3] [4] [5] [6] [7] [8]
8	Yutaka Kono	[3]
9	Y. Kouno	[1]
10	Takeshi Kumaki	[1] [2] [3] [4] [5] [6] [7] [8]
11	Takashi Kurafuji	[6] [7]
12	Yasuto Kuroda	[2] [4] [5]
13	Hans Jürgen Mattausch	[1] [2] [3] [4] [5] [6] [7] [8]
14	Kan Murata	[7]
15	Masami Nakajima	[6] [7]
16	Tetsu Nishijima	[6] [7]
17	Hideyuki Noda	[2] [4] [5] [7]
18	Yoshihiro Okuno	[6] [7]
19	Kazunori Saito	[2] [4] [5]
20	Eisuke Shimomura	[7]
21	Takeaki Sugimura	[7]
22	Masaharu Tagami	[8]
23	Tetsushi Tanizaki	[7]
24	Hiroyuki Yamasaki	[6] [7]
25	Kanako Yoshida	[7]

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page