Hiromitsu Imori

	1994
3		Hiroshi Nakamura, Kisaburo Nakazawa, Hang Li, Hiromitsu Imori, Taisuke Boku, Ikuo Nakata, Yoshiyuki Yamashita: Evaluation of Pseudo Vector Processor Based on Slide-Windowed Registers. HICSS (1) 1994: 368-377
	1993
2		Hiroshi Nakamura, Taisuke Boku, Hideo Wada, Hiromitsu Imori, Ikuo Nakata, Yasuhiro Inagami, Kisaburo Nakazawa, Yoshiyuki Yamashita: A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers. International Conference on Supercomputing 1993: 298-307
	1992
1		Kisaburo Nakazawa, Hiroshi Nakamura, Hiromitsu Imori, Shun Kawabe: Pseudo Vector Processor Based on Register-Windowed Superscalar Pipeline. SC 1992: 642-651

Coauthor Index

1	Taisuke Boku	[2] [3]
2	Yasuhiro Inagami	[2]
3	Shun Kawabe	[1]
4	Hang Li	[3]
5	Hiroshi Nakamura	[1] [2] [3]
6	Ikuo Nakata	[2] [3]
7	Kisaburo Nakazawa	[1] [2] [3]
8	Hideo Wada	[2]
9	Yoshiyuki Yamashita	[2] [3]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page