 | 2011 |
| 12 |  | Lei Zhao,
Daisuke Ikebuchi,
Yoshiki Saito,
M. Kamata,
Naomi Seki,
Yu Kojima,
Hideharu Amano,
Satoshi Koyama,
Tatsunori Hashida,
Y. Umahashi,
D. Masuda,
Kimiyoshi Usami,
Keiji Kimura,
Mitaro Namiki,
Seidai Takeda,
Hiroshi Nakamura,
Masaaki Kondo:
Geyser-2: The second prototype CPU with fine-grained run-time power gating.
ASP-DAC 2011: 87-88 |
| 11 |  | Nobuaki Ozaki,
Yoshihiro Yasuda,
Yoshiki Saito,
Daisuke Ikebuchi,
Masayuki Kimura,
Hideharu Amano,
Hiroshi Nakamura,
Kimiyoshi Usami,
Mitaro Namiki,
Masaaki Kondo:
Cool Mega-Array: A highly energy efficient reconfigurable accelerator.
FPT 2011: 1-8 |
| 10 |  | Kimiyoshi Usami,
Yuya Goto,
Kensaku Matsunaga,
Satoshi Koyama,
Daisuke Ikebuchi,
Hideharu Amano,
Hiroshi Nakamura:
On-chip detection methodology for break-even time of power gated function units.
ISLPED 2011: 241-246 |
| 9 |  | Nobuaki Ozaki,
Yoshihiro Yasuda,
Mai Izawa,
Yoshiki Saito,
Daisuke Ikebuchi,
Hideharu Amano,
Hiroshi Nakamura,
Kimiyoshi Usami,
Mitaro Namiki,
Masaaki Kondo:
Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips.
IEEE Micro 31(6): 6-18 (2011) |
| 8 |  | Hiroki Matsutani,
Michihiro Koibuchi,
Daisuke Ikebuchi,
Kimiyoshi Usami,
Hiroshi Nakamura,
Hideharu Amano:
Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs.
IEEE Trans. on CAD of Integrated Circuits and Systems 30(4): 520-533 (2011) |
| 7 |  | Lei Zhao,
Hui Xu,
Daisuke Ikebuchi,
Tetsuya Sunata,
Mitaro Namiki,
Hideharu Amano:
A Leakage Efficient Data TLB Design for Embedded Processors.
IEICE Transactions 94-D(1): 51-59 (2011) |
| 6 |  | Zhao Lei,
Hui Xu,
Daisuke Ikebuchi,
Tetsuya Sunata,
Mitaro Namiki,
Hideharu Amano:
A Leakage Efficient Instruction TLB Design for Embedded Processors.
IEICE Transactions 94-D(8): 1565-1574 (2011) |
| 2010 |
| 5 |  | Daisuke Ikebuchi,
Naomi Seki,
Yu Kojima,
M. Kamata,
Lei Zhao,
Hideharu Amano,
Toshiaki Shirai,
Satoshi Koyama,
Tatsunori Hashida,
Y. Umahashi,
Hiroki Masuda,
Kimiyoshi Usami,
Seidai Takeda,
Hiroshi Nakamura,
Mitaro Namiki,
Masaaki Kondo:
Geyser-1: a MIPS R3000 CPU core with fine-grained run-time power gating.
ASP-DAC 2010: 369-370 |
| 4 |  | Zhao Lei,
Hui Xu,
Daisuke Ikebuchi,
Hideharu Amano,
Tetsuya Sunata,
Mitaro Namiki:
Reducing instruction TLB's leakage power consumption for embedded processors.
Green Computing Conference 2010: 477-484 |
| 3 |  | Kimiyoshi Usami,
Tatsunori Hashida,
Satoshi Koyama,
Tatsuya Yamamoto,
Daisuke Ikebuchi,
Hideharu Amano,
Mitaro Namiki,
Masaaki Kondo,
Hiroshi Nakamura:
Adaptive power gating for function units in a microprocessor.
ISQED 2010: 29-37 |
| 2 |  | Hiroki Matsutani,
Michihiro Koibuchi,
Daisuke Ikebuchi,
Kimiyoshi Usami,
Hiroshi Nakamura,
Hideharu Amano:
Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs.
NOCS 2010: 61-68 |
| 2008 |
| 1 |  | Naomi Seki,
Lei Zhao,
Jo Kei,
Daisuke Ikebuchi,
Yu Kojima,
Yohei Hasegawa,
Hideharu Amano,
Toshihiro Kashima,
Seidai Takeda,
Toshiaki Shirai,
Mitsutaka Nakata,
Kimiyoshi Usami,
Tetsuya Sunata,
Jun Kanai,
Mitaro Namiki,
Masaaki Kondo,
Hiroshi Nakamura:
A fine-grain dynamic sleep control scheme in MIPS R3000.
ICCD 2008: 612-617 |