Toru Ido

	2011
6		Yu Tamura, Toru Ido, Kenji Taniguchi: A Dynamic Dither Gain Control Technique for Multi-Level Delta-Sigma DACs with Multi-Stage Second Order Dynamic Element Matching. IEICE Transactions 94-C(3): 346-352 (2011)
5		Indika U. K. Bogoda Appuhamylage, Shunsuke Okura, Toru Ido, Kenji Taniguchi: An Area-Efficient, Low-Power CMOS Fractional Bandgap Reference. IEICE Transactions 94-C(6): 960-967 (2011)
4		Yu Tamura, Toru Ido, Kenji Taniguchi: A Multi-Stage Second Order Dynamic Element Matching with In-Band Mismatch Noise Reduction Enhancement. IEICE Transactions 94-C(8): 1340-1343 (2011)
	2010
3		K. U. Bogoda A. Indika U. K, Shunsuke Okura, Toru Ido, Kenji Taniguchi: An Area-Efficient CMOS Bandgap Reference Utilizing a Switched-Current Technique. IEEE Trans. on Circuits and Systems 57-II(10): 762-766 (2010)
2		Shunsuke Okura, Hajime Shibata, Tetsuro Okura, Toru Ido, Kenji Taniguchi: A Frequency Model of a Continuously Driven Clocked CMOS Comparator. IEEE Trans. on Circuits and Systems 57-II(12): 956-960 (2010)
	2009
1		Shunsuke Okura, Tetsuro Okura, Toru Ido, Kenji Taniguchi: A Reference Voltage Buffer with Settling Boost Technique for a 12 bit 18 MHz Multibit/Stage Pipelined A/D Converter. IEICE Transactions 92-A(2): 367-373 (2009)

Coauthor Index

1	Indika U. K. Bogoda Appuhamylage	[5]
2	K. U. Bogoda A. Indika U. K	[3]
3	Shunsuke Okura	[1] [2] [3] [5]
4	Tetsuro Okura	[1] [2]
5	Hajime Shibata	[2]
6	Yu Tamura	[4] [6]
7	Kenji Taniguchi	[1] [2] [3] [4] [5] [6]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page