Yoshihiro Ichinomiya

	2011
6		Qian Zhao, Yoshihiro Ichinomiya, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi: A Novel Soft Error Detection and Correction Circuit for Embedded Reconfigurable Systems. Embedded Systems Letters 3(3): 89-92 (2011)
	2010
5		Yoshihiro Ichinomiya, Shiro Tanoue, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi: Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration. FCCM 2010: 47-54
4		Yasuhiro Okamoto, Yoshihiro Ichinomiya, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi: COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization. FPL 2010: 304-309
3		Qian Zhao, Yoshihiro Ichinomiya, Yasuhiro Okamoto, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi: A robust reconfigurable logic device based on less configuration memory logic cell. FPT 2010: 162-169
	2009
2		Yoshihiro Ichinomiya, Shiro Tanoue, Tomoyuki Ishida, Motoki Amagasaki, Morihiro Kuga, Toshinori Sueyoshi: Memory Sharing Approach for TMR Softcore Processor. ARC 2009: 268-274
1		Shiro Tanoue, Tomoyuki Ishida, Yoshihiro Ichinomiya, Motoki Amagasaki, Morihiro Kuga, Toshinori Sueyoshi: A novel states recovery technique for the TMR softcore processor. FPL 2009: 543-546

Coauthor Index

1	Motoki Amagasaki	[1] [2] [3] [4] [5] [6]
2	Masahiro Iida	[3] [4] [5] [6]
3	Tomoyuki Ishida	[1] [2]
4	Morihiro Kuga	[1] [2] [5]
5	Yasuhiro Okamoto	[3] [4]
6	Toshinori Sueyoshi	[1] [2] [3] [4] [5] [6]
7	Shiro Tanoue	[1] [2] [5]
8	Qian Zhao	[3] [6]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page