Tetsuya Ichikawa

	2007
6		Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa: Random Switching Logic: A New Countermeasure against DPA and Second-Order DPA at the Logic Level. IEICE Transactions 90-A(1): 160-168 (2007)
5		Minoru Saeki, Daisuke Suzuki, Tetsuya Ichikawa: Leakage Analysis of DPA Countermeasures at the Logic Level. IEICE Transactions 90-A(1): 169-178 (2007)
	2005
4		Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa: DPA Leakage Models for CMOS Logic Circuits. CHES 2005: 366-382
	2004
3		Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa: Random Switching Logic: A Countermeasure against DPA based on Transition Probability. IACR Cryptology ePrint Archive 2004: 346 (2004)
	2000
2		Tetsuya Ichikawa, Tomomi Kasuya, Mitsuru Matsui: Hardware Evaluation of the AES Finalists. AES Candidate Conference 2000: 279-285
1		Kazumaro Aoki, Tetsuya Ichikawa, Masayuki Kanda, Mitsuru Matsui, Shiho Moriai, Junko Nakajima, Toshio Tokita: Camellia: A 128-Bit Block Cipher Suitable for Multiple Platforms - Design and Analysis. Selected Areas in Cryptography 2000: 39-56

Coauthor Index

1	Kazumaro Aoki	[1]
2	Masayuki Kanda	[1]
3	Tomomi Kasuya	[2]
4	Mitsuru Matsui	[1] [2]
5	Shiho Moriai	[1]
6	Junko Nakajima	[1]
7	Minoru Saeki	[3] [4] [5] [6]
8	Daisuke Suzuki	[3] [4] [5] [6]
9	Toshio Tokita	[1]

Last update Sat Jun 2 20:57:36 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page