Charlie Hwang

	2011
3		John Barth, Don Plass, Erik Nelson, Charlie Hwang, Gregory Fredeman, Michael Sperling, Abraham Mathews, Toshiaki Kirihata, William R. Reohr, Kavita Nair, Nianzheng Caon: A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache. J. Solid-State Circuits 46(1): 64-75 (2011)
	2010
2		John Barth, Don Plass, Erik Nelson, Charlie Hwang, Gregory Fredeman, Michael Sperling, Abraham Mathews, William R. Reohr, Kavita Nair, N. Cao: A 45nm SOI embedded DRAM macro for POWER7TM 32MB on-chip L3 cache. ISSCC 2010: 342-343
	2007
1		Brian W. Curran, Eric Fluhr, Jose Paredes, Leon J. Sigal, Joshua Friedrich, Yiu-Hing Chan, Charlie Hwang: Power-constrained high-frequency circuits for the IBM POWER6 microprocessor. IBM Journal of Research and Development 51(6): 715-732 (2007)

Coauthor Index

1	John Barth	[2] [3]
2	N. Cao	[2]
3	Nianzheng Caon	[3]
4	Yiu-Hing Chan	[1]
5	Brian W. Curran	[1]
6	Eric Fluhr	[1]
7	Gregory Fredeman	[2] [3]
8	Joshua Friedrich	[1]
9	Toshiaki Kirihata	[3]
10	Abraham Mathews	[2] [3]
11	Kavita Nair	[2] [3]
12	Erik Nelson	[2] [3]
13	Jose Paredes	[1]
14	Don Plass	[2] [3]
15	William R. Reohr	[2] [3]
16	Leon J. Sigal	[1]
17	Michael Sperling	[2] [3]

Colors in the list of coauthors

Last update Thu May 31 18:55:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page